欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX29F002NBQC-55 参数 Datasheet PDF下载

MX29F002NBQC-55图片预览
型号: MX29F002NBQC-55
PDF下载: 下载PDF文件 查看货源
内容描述: 2M- BIT [ 256K ×8 ] CMOS FLASH MEMORY [2M-BIT [256K x 8] CMOS FLASH MEMORY]
分类和应用:
文件页数/大小: 49 页 / 910 K
品牌: MCNIX [ MACRONIX INTERNATIONAL ]
 浏览型号MX29F002NBQC-55的Datasheet PDF文件第1页浏览型号MX29F002NBQC-55的Datasheet PDF文件第2页浏览型号MX29F002NBQC-55的Datasheet PDF文件第3页浏览型号MX29F002NBQC-55的Datasheet PDF文件第5页浏览型号MX29F002NBQC-55的Datasheet PDF文件第6页浏览型号MX29F002NBQC-55的Datasheet PDF文件第7页浏览型号MX29F002NBQC-55的Datasheet PDF文件第8页浏览型号MX29F002NBQC-55的Datasheet PDF文件第9页  
MX29F002/002N
AUTOMATIC PROGRAMMING
The MX29F002T/B is byte programmable using the
Automatic Programming algorithm. The Automatic
Programming algorithm does not require the system to
time out or verify the data programmed. The typical
chip programming time of the MX29F002T/B at room
temperature is less than 3.5 seconds.
AUTOMATIC ERASE ALGORITHM
MXIC's Automatic Erase algorithm requires the user to
write commands to the command register using stand-
ard microprocessor write timings. The device will
automatically pre-program and verify the entire array.
Then the device automatically times the erase pulse
width, verifies the erase, and counts the number of
sequences. A status bit similar to DATA polling and
status bit toggling between consecutive read cycles
provides feedback to the user as to the status of the
programming operation.
Commands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as inputs to an internal state-machine
which controls the erase and programming circuitry.
During write cycles, the command register internally
latches address and data needed for the programming
and erase operations. During a system write cycle,
addresses are latched on the falling edge, and data
are latched on the rising edge of WE .
MXIC's Flash technology combines years of EPROM
experience to produce the highest levels of quality, relia-
bility, and cost effectiveness. The MX29F002T/B electri-
cally erases all bits simultaneously using Fowler-Nord-
heim tunneling. The bytes are programmed one byte at
a time using the EPROM programming mechanism of hot
electron injection.
During a program cycle, the state-machine will control the
program sequences and command register will not re-
spond to any command set. During a Sector Erase cycle,
the command register will only respond to Erase Suspend
command. After Erase Suspend is completed, the device
stays in read mode. After the state machine has com-
pleted its task, it will allow the command register to
respond to its full command set.
AUTOMATIC CHIP ERASE
Typical erasure at room temperature is accomplished
in less than 3 seconds. The device is erased using
the Automatic Erase algorithm. The Automatic Erase
algorithm automatically programs the entire array prior
to electrical erase. The timing and verification of
electrical erase are internally controlled by the device.
AUTOMATIC SECTOR ERASE
The MX29F002T/B is sector(s) erasable using MXIC's
Auto Sector Erase algorithm. Sector erase modes allow
sectors of the array to be erased in one erase cycle. The
Automatic Sector Erase algorithm automatically pro-
grams the specified sector(s) prior to electrical erase.
The timing and verification of electrical erase are inter-
nally controlled by the device.
AUTOMATIC PROGRAMMING ALGORITHM
MXIC's Automatic Programming algorithm requires the
user to only write a program set-up commands include
2 unlock write cycle and A0H and a program command
(program data and address). The device automatically
times the programming pulse width, verifies the pro-
gram, and counts the number of sequences. A status
bit similar to DATA polling and a status bit toggling
between consecutive read cycles, provides feedback
to the user as to the status of the programming
operation.
P/N: PM0547
REV. 1.1, JUN. 14, 2001
4