欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX29F080TC-90 参数 Datasheet PDF下载

MX29F080TC-90图片预览
型号: MX29F080TC-90
PDF下载: 下载PDF文件 查看货源
内容描述: 8M - BIT [ 1024K ×8 ] CMOS EQUAL部门FLASH MEMORY [8M-BIT [1024K x 8] CMOS EQUAL SECTOR FLASH MEMORY]
分类和应用: 闪存存储内存集成电路光电二极管
文件页数/大小: 38 页 / 607 K
品牌: MCNIX [ MACRONIX INTERNATIONAL ]
 浏览型号MX29F080TC-90的Datasheet PDF文件第5页浏览型号MX29F080TC-90的Datasheet PDF文件第6页浏览型号MX29F080TC-90的Datasheet PDF文件第7页浏览型号MX29F080TC-90的Datasheet PDF文件第8页浏览型号MX29F080TC-90的Datasheet PDF文件第10页浏览型号MX29F080TC-90的Datasheet PDF文件第11页浏览型号MX29F080TC-90的Datasheet PDF文件第12页浏览型号MX29F080TC-90的Datasheet PDF文件第13页  
MX29F080
SECTOR ERASE COMMANDS
The Automatic Sector Erase does not require the
device to be entirely pre-programmed prior to
executing the Automatic Set-up Sector Erase
command and Automatic Sector Erase command.
Upon executing the Automatic Sector Erase
command, the device will automatically program and
verify the sector(s) memory for an all-zero data
pattern. The system is not required to provide any
control or timing during these operations.
When the sector(s) is automatically verified to
contain an all-zero pattern, a self-timed sector erase
and verify begin. The erase and verify operations
are complete when the data on Q7 is "1" and the data
on Q6 stops toggling for two consecutive read
cycles, at which time the device returns to the Read
mode. The system is not required to provide any
control or timing during these operations.
When using the Automatic Sector Erase algorithm,
note that the erase automatically terminates when
adequate erase margin has been achieved for the
memory array (no erase verification command is
required). Sector erase is a six-bus cycle operation.
There are two "unlock" write cycles. These are
followed by writing the set-up command 80H. Two
more "unlock" write cycles are then followed by the
sector erase command 30H. The sector address is
latched on the falling edge of WE or CE, whichever
happens later , while the command(data) is latched on
the rising edge of WE or CE, whichever happens first.
Sector addresses selected are loaded into internal
register on the sixth falling edge of WE or CE,
whichever happens later. Each successive sector
load cycle started by the falling edge of WE or CE,
whichever happens later must begin within 80us from
the rising edge of the preceding WE or CE, whichever
happens first. Otherwise, the loading period ends and
internal auto sector erase cycle starts. (Monitor Q3
to determine if the sector erase timer window is still
open, see section Q3, Sector Erase Timer.) Any
command other than Sector Erase(30H) or Erase
Suspend(B0H) during the time-out period resets the
device to read mode.
Table 4. Write Operation Status
Status
Byte Program in Auto Program Algorithm
Auto Erase Algorithm
Erase Suspend Read
In Progress
Erase Suspended Mode
(Erase Suspended Sector)
Erase Suspend Read
(Non-Erase Suspended Sector)
Erase Suspend Program
(Non-Erase Suspended Sector)
Byte Program in Auto Program Algorithm
Exceeded
Program/Erase in Auto Erase Algorithm
Erase Suspend Program
(Non-Erase Suspended Sector)
Time Limits Erase Suspended Mode
Q7
0
Q7
Q7
Toggle
(Note2)
Toggle
Toggle
Toggle
1
1
1
0
1
0
0
0
1
(Note3)
1
N/A
N/A
Data
Data
Data
Data
Q7
Q7
0
1
Q6
Toggle
Toggle
1
Q5
0
0
0
Q3
0
1
0
Q2
1
Toggle
Toggle
(Note1)
Data
Notes:
1.Performing successive read operations from the erase-suspended sector will cause Q2 to toggle.
2.Performing successive read operations from any address will cause Q6 to toggle.
3.Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the Q2 bit.
However, successive reads from the erase-suspended sector will cause Q2 to toggle.
P/N:PM0579
REV. 1.4, JAN. 16, 2002
9