欢迎访问ic37.com |
会员登录 免费注册
发布采购

KSZ8995M 参数 Datasheet PDF下载

KSZ8995M图片预览
型号: KSZ8995M
PDF下载: 下载PDF文件 查看货源
内容描述: 集成5端口10/100管理型交换机 [Integrated 5-Port 10/100 Managed Switch]
分类和应用: 局域网(LAN)标准
文件页数/大小: 73 页 / 268 K
品牌: MICREL [ MICREL SEMICONDUCTOR ]
 浏览型号KSZ8995M的Datasheet PDF文件第2页浏览型号KSZ8995M的Datasheet PDF文件第3页浏览型号KSZ8995M的Datasheet PDF文件第4页浏览型号KSZ8995M的Datasheet PDF文件第5页浏览型号KSZ8995M的Datasheet PDF文件第6页浏览型号KSZ8995M的Datasheet PDF文件第7页浏览型号KSZ8995M的Datasheet PDF文件第8页浏览型号KSZ8995M的Datasheet PDF文件第9页  
KS8995M
Micrel
KS8995M
Integrated 5-Port 10/100 Managed Switch
Rev 1.12
General Description
The KS8995M is a highly integrated Layer-2 managed switch
with optimized BOM (Bill of Materials) cost for low port count,
cost-sensitive 10/100Mbps switch systems. It also provides
an extensive feature set such as tag/port-based VLAN, QoS
(Quality of Service) priority, management, MIB counters, dual
MII interfaces and CPU control/data interfaces to effectively
address both current and emerging Fast Ethernet applica-
tions.
The KS8995M contains five 10/100 transceivers with pat-
ented mixed-signal low-power technology, five MAC (Media
Access Control) units, a high-speed non-blocking switch
fabric, a dedicated address look-up engine, and an on-chip
frame buffer memory.
All PHY units support 10BaseT and 100BaseTX. In addition,
two of the PHY units support 100BaseFX (Ports 4 and 5).
All support documentation can be found on Micrel’s web site
at www.micrel.com.
Features
• Integrated switch with five MACs and five Fast Ethernet
transceivers fully compliant to IEEE 802.3u standard
• Shared memory based switch fabric with fully non-
blocking configuration
• 1.4Gbps high-performance memory bandwidth
• 10BaseT, 100BaseTX and 100BaseFX modes (FX in
Ports 4 and 5)
• Dual MII configuration: MII-Switch (MAC or PHY mode
MII) and MII-P5 (PHY mode MII)
• IEEE 802.1q tag-based VLAN (16 VLANs, full-range
VID) for DMZ port, WAN/LAN separation or inter-VLAN
switch links
• VLAN ID tag/untag options, per-port basis
• Programmable rate limiting 0Mbps to 100Mbps, ingress
and egress port, rate options for high and low priority,
per-port-basis
• Flow control or drop packet rate limiting (ingress port)
• Integrated MIB counters for fully compliant statistics
gathering, 34 MIB counters per port
Functional Diagram
Auto
MDI/MDIX
Auto
MDI/MDIX
Auto
MDI/MDIX
Auto
MDI/MDIX
Auto
MDI/MDIX
MII-P5
MDC, MDI/O
MII-SW or SNI
Control Reg I/F
LED0[5:1]
LED1[5:1]
LED2[5:1]
10/100
T/Tx 1
10/100
T/Tx 2
10/100
T/Tx 3
10/100
T/Tx/Fx 4
10/100
T/Tx/Fx 5
10/100
MAC 1
10/100
MAC 2
10/100
MAC 3
10/100
MAC 4
10/100
MAC 5
SNI
SPI
FIFO, Flow Control, VLAN Tagging, Priority
1K look-up
Engine
Queue
Mgmnt
Buffer
Mgmnt
Frame
Buffers
MIB
Counters
EEPROM
I/F
LED I/F
Control
Registers
KS8995M
Micrel, Inc. • 1849 Fortune Drive • San Jose, CA 95131 • USA • tel + 1 (408) 944-0800 • fax + 1 (408) 944-0970 • http://www.micrel.com
December 2003
1
M9999-120403