Micrel, Inc.
QUAD
DRIVER
SY10E112
SY100E112
SY10E112
SY100E112
FEATURES
s
600ps max. propagation delay
s
Extended 100E V
EE
range of –4.2V to –5.5V
s
Common enable input
s
Fully compatible with industry standard 10KH, 100K
I/O levels
s
Internal 75K
Ω
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E112
s
Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E112 are quad drivers designed for use
in new, high-performance ECL systems. The E112 has two
pairs of OR/NOR outputs from each gate and a common,
buffered enable input. The data input can also be used as
an ECL memory address fan-out driver, although the E111
is designed specifically for this purpose, and offers lower
skew than the E112. For memory address driver applications
where scan capabilities are required, please refer to the
SY10/100E212 device.
BLOCK DIAGRAM
Q
0a
Q
0b
Q
0a
Q
0b
Q
1a
D
1
Q
1b
Q
1a
Q
1b
Q
2a
Q
2b
Q
2a
Q
2b
Q
3a
Q
3b
Q
3a
Q
3b
PIN NAMES
Pin
D
0
-D
3
EN
Q
na
, Q
nb
Q
na
, Q
nb
V
CCO
Function
Data Inputs
Enable Input
True Outputs
Inverting Outputs
V
CC
to Output
D
0
D
2
D
3
EN
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
Rev.: G
Amendment: /0
1
Issue Date: March 2006
MICREL [ MICREL SEMICONDUCTOR ]
