Micrel
DUAL DIFFERENTIAL
PECL-to-TTL
TRANSLATOR
Precision Edge
®
Precision
SY10ELT23
Edge
®
SY100ELT23
SY10ELT23
SY100ELT23
FEATURES
s
3.0ns typical propagation delay
s
<500ps typical output-to-output skew
s
Differential PECL inputs
s
24mA TTL outputs
s
Flow-through pinouts
s
Internal input 50k
Ω
pulldown resistors
s
Available in 8-pin SOIC package
Precision Edge
®
DESCRIPTION
The SY10/100ELT23 are dual differential PECL-to-TTL
translators. Because PECL (Positive ECL) levels are
used, only +5V and ground are required. The small outline
8-lead SOIC package and the low skew dual gate design
of the ELT23 makes it ideal for applications which require
the translation of a clock and a data signal.
The ELT23 is available in both ECL standards: the
10ELT is compatible with positive ECL 10H logic levels,
while the 100ELT is compatible with positive ECL 100K
logic levels.
PIN CONFIGURATION/BLOCK DIAGRAM
D
0
D
0
D
1
D
1
1
2
PECL
3
4
TTL
8
7
6
5
V
CC
Q
0
Q
1
Q
n
PIN NAMES
Pin
Function
TTL Outputs
Differential PECL Inputs
+5.0V Supply
Ground
GND
D
n
V
CC
SOIC
TOP VIEW
GND
Precision Edge is a registered trademark of Micrel, Inc.
Rev.: J
Amendment: 0
1
Issue Date: February 2008
MICREL [ MICREL SEMICONDUCTOR ]
