欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML2036CP 参数 Datasheet PDF下载

ML2036CP图片预览
型号: ML2036CP
PDF下载: 下载PDF文件 查看货源
内容描述: 串行输入可编程正弦波发生器与数字增益控制 [Serial Input Programmable Sine Wave Generator with Digital Gain Control]
分类和应用: 外围集成电路光电二极管时钟
文件页数/大小: 12 页 / 257 K
品牌: MICRO-LINEAR [ MICRO LINEAR CORPORATION ]
 浏览型号ML2036CP的Datasheet PDF文件第2页浏览型号ML2036CP的Datasheet PDF文件第3页浏览型号ML2036CP的Datasheet PDF文件第4页浏览型号ML2036CP的Datasheet PDF文件第5页浏览型号ML2036CP的Datasheet PDF文件第6页浏览型号ML2036CP的Datasheet PDF文件第7页浏览型号ML2036CP的Datasheet PDF文件第8页浏览型号ML2036CP的Datasheet PDF文件第9页  
March 1997
ML2036*
Serial Input Programmable Sine Wave Generator
with Digital Gain Control
GENERAL DESCRIPTION
The ML2036 is a monolithic sine wave generator whose
output is programmable from DC to 50kHz. No external
components are required. The frequency of the sinewave
output is derived from either an external crystal or clock
input, providing a stable and accurate frequency
reference. The frequency is programmed by a 16-bit serial
data word.
The ML2036 provides for a V
OUT
amplitude of either
±V
REF
or ±V
REF
/2. Also included with the ML2036 is an
inhibit function which allows the sinewave output to be
held at zero volts after completing the last half cycle of the
sine wave in progress. Two digital clock outputs are
provided to drive other devices with one half or one eighth
of the input clock frequency.
The ML2036 is intended for telecommunications and
modem applications that need low cost and accurate
generation of precise test tones, call progress tones, and
signaling tones.
FEATURES
s
s
s
Programmable output frequency - DC to 50kHz
Low gain error and total harmonic distortion
3-wire SPI compatible serial microprocessor interface
with double buffered data latch
Fully integrated solution - no external components
required
Frequency resolution of 1.5Hz (±0.75Hz) with a
12MHz clock input
Onboard 3 to 12MHz crystal oscillator
Clock outputs of 1/2 or 1/8 of the input clock frequency
Synchronous or asynchronous data loading capability
Compatible with ML2031 and ML2032 tone detectors
and ML2004 logarithmic gain/attenuator
s
s
s
s
s
s
BLOCK DIAGRAM
(Pin Configuration Shown for 14-Pin PDIP Version)
9
13
VREF
GAIN
5kΩ
5kΩ
CLK IN
14
CRYSTAL
OSCILLATOR
÷2
8-BIT
DAC
8
PHASE
ACCUMULATOR
& 512 POINT
SINE LOOK-UP
TABLE
16
SMOOTHING
FILTER
-
+
VOUT
10
CLK OUT 1
3
VCC
8
÷2
CLK OUT 2
4
÷2
ZERO
DETECT
AGND
11
LATI
4
16-BIT DATA LATCH
16
16-BIT SHIFT REGISTER
DGND
12
SCK
2
SID
3
VSS
1
PDN-INH
2
* Some Packages Are Obsolete
1