欢迎访问ic37.com |
会员登录 免费注册
发布采购

24LC21 参数 Datasheet PDF下载

24LC21图片预览
型号: 24LC21
PDF下载: 下载PDF文件 查看货源
内容描述: 1K 2.5V双模式I 2 C串行EEPROM [1K 2.5V Dual Mode I 2 C Serial EEPROM]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 12 页 / 84 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号24LC21的Datasheet PDF文件第2页浏览型号24LC21的Datasheet PDF文件第3页浏览型号24LC21的Datasheet PDF文件第4页浏览型号24LC21的Datasheet PDF文件第5页浏览型号24LC21的Datasheet PDF文件第6页浏览型号24LC21的Datasheet PDF文件第7页浏览型号24LC21的Datasheet PDF文件第8页浏览型号24LC21的Datasheet PDF文件第9页  
24LC21
1K 2.5V Dual Mode I
2
C
Serial EEPROM
FEATURES
• Single supply with operation down to 2.5V
• Completely implements DDC1
/DDC2
inter-
face for monitor identification
• Low power CMOS technology
- 1 mA active current typical
- 10
µ
A standby current typical at 5.5V
• 2-wire serial interface bus, I
2
C
compatible
• Self-timed write cycle (including auto-erase)
• Page-write buffer for up to 8 bytes
• 100 kHz (2.5V) and 400 kHz (5V) compatibility
• Factory programming (QTP) available
• 1,000,000 erase/write cycles guaranteed
• Data retention > 200 years
• 8-pin PDIP and SOIC package
• Available for extended temperature ranges
- Commercial (C):
0˚C to +70˚C
- Industrial (I):
-40˚C to +85˚C
PACKAGE TYPES
PDIP
NC
NC
NC
V
SS
1
2
3
4
24LC21
8
7
6
5
V
CC
VCLK
SCL
SDA
SOIC
1
2
3
4
24LC21
8
7
5
5
NC
NC
NC
V
SS
V
CC
VCLK
SCL
SDA
DESCRIPTION
The Microchip Technology Inc. 24LC21 is a 128 x 8 bit
Electrically Erasable PROM. This device is designed for
use in applications requiring storage and serial trans-
mission of configuration and control information. Two
modes of operation have been implemented: Transmit
Only Mode and Bi-Directional Mode. Upon power-up,
the device will be in the Transmit Only Mode, sending a
serial bit stream of the entire memory array contents,
clocked by the VCLK pin. A valid high to low transition
on the SCL pin will cause the device to enter the
Bi-Directional Mode, with byte selectable read/write
capability of the memory array. The 24LC21 is available
in a standard 8-pin PDIP and SOIC package in both
commercial and industrial temperature ranges.
BLOCK DIAGRAM
VCLK
HV GENERATOR
I/O
CONTROL
LOGIC
MEMORY
CONTROL
LOGIC
XDEC
EEPROM
ARRAY
PAGE LATCHES
SDA
SCL
YDEC
V
CC
V
SS
SENSE AMP
R/W CONTROL
DDC is a trademark of the Video Electronics StandarDs Association.
I
2
C is a trademark of Philips Corporation.
©
1996 Microchip Technology Inc.
DS21095F-page 1
This document was created with FrameMaker 4 0 4