PIC16F7X
7.0
TIMER2 MODULE
7.1
Timer2 Prescaler and Postscaler
Timer2 is an 8-bit timer with a prescaler and a
postscaler. It can be used as the PWM time-base for
the PWM mode of the CCP module(s). The TMR2 reg-
ister is readable and writable, and is cleared on any
device RESET.
The input clock (F
OSC
/4) has a prescale option of 1:1,
1:4
or
1:16,
selected
by
control
bits
T2CKPS1:T2CKPS0 (T2CON<1:0>).
The Timer2 module has an 8-bit period register, PR2.
Timer2 increments from 00h until it matches PR2 and
then resets to 00h on the next increment cycle. PR2 is
a readable and writable register. The PR2 register is
initialized to FFh upon RESET.
The match output of TMR2 goes through a 4-bit
postscaler (which gives a 1:1 to 1:16 scaling inclusive)
to generate a TMR2 interrupt (latched in flag bit
TMR2IF, (PIR1<1>)).
Timer2 can be shut-off by clearing control bit TMR2ON
(T2CON<2>) to minimize power consumption.
Additional information on timer modules is available in
the PICmicro™ Mid-Range MCU Family Reference
Manual (DS33023).
Postscaler
1:1 to 1:16
4
T2OUTPS3:
T2OUTPS0
Note 1:
TMR2 register output can be software selected by the
SSP module as a baud clock.
The prescaler and postscaler counters are cleared
when any of the following occurs:
• a write to the TMR2 register
• a write to the T2CON register
• any device RESET (POR, MCLR Reset, WDT
Reset or BOR)
TMR2 is not cleared when T2CON is written.
7.2
Output of TMR2
The output of TMR2 (before the postscaler) is fed to the
SSP module, which optionally uses it to generate shift
clock.
FIGURE 7-1:
Sets Flag
bit TMR2IF
TMR2
(1)
Output
Reset
TIMER2 BLOCK DIAGRAM
TMR2 reg
Comparator
Prescaler
1:1, 1:4, 1:16
2
T2CKPS1:
T2CKPS0
F
OSC
/4
EQ
PR2 reg
2002 Microchip Technology Inc.
DS30325B-page 51
MICROCHIP [ MICROCHIP TECHNOLOGY ]
