欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F8490-I/PT 参数 Datasheet PDF下载

PIC18F8490-I/PT图片预览
型号: PIC18F8490-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚闪存微控制器与LCD驱动器和纳瓦技术 [64/80-Pin Flash Microcontrollers with LCD Driver and nanoWatt Technology]
分类和应用: 驱动器闪存微控制器
文件页数/大小: 414 页 / 6891 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F8490-I/PT的Datasheet PDF文件第164页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第165页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第166页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第167页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第169页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第170页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第171页浏览型号PIC18F8490-I/PT的Datasheet PDF文件第172页  
PIC18F6390/6490/8390/8490  
2
15.4.1  
REGISTERS  
15.4 I C Mode  
The MSSP module has six registers for I2C operation.  
These are:  
The MSSP module in I2C mode fully implements all  
master and slave functions (including general call  
support) and provides interrupts on Start and Stop bits  
in hardware to determine a free bus (multi-master  
function). The MSSP module implements the standard  
mode specifications, as well as 7-bit and 10-bit  
addressing.  
• MSSP Control Register 1 (SSPCON1)  
• MSSP Control Register 2 (SSPCON2)  
• MSSP Status Register (SSPSTAT)  
• Serial Receive/Transmit Buffer Register  
(SSPBUF)  
Two pins are used for data transfer:  
• MSSP Shift Register (SSPSR) – Not directly  
accessible  
• Serial clock (SCL) – RC3/SCK/SCL  
• Serial data (SDA) – RC4/SDI/SDA  
• MSSP Address Register (SSPADD)  
The user must configure these pins as inputs by setting  
the TRISC<4:3> bits.  
SSPCON1, SSPCON2 and SSPSTAT are the control  
and status registers in I2C mode operation. The  
SSPCON1 and SSPCON2 registers are readable and  
writable. The lower 6 bits of the SSPSTAT are read-only.  
The upper 2 bits of the SSPSTAT are read/write.  
FIGURE 15-7:  
MSSP BLOCK DIAGRAM  
(I2C™ MODE)  
SSPSR is the shift register used for shifting data in or  
out. SSPBUF is the buffer register to which data bytes  
are written to, or read from.  
Internal  
Data Bus  
Read  
Write  
SSPADD register holds the slave device address  
when the MSSP is configured in I2C Slave mode.  
When the MSSP is configured in Master mode, the  
lower 7 bits of SSPADD act as the Baud Rate  
Generator reload value.  
SSPBUF reg  
RC3/SCK/SCL  
Shift  
Clock  
In receive operations, SSPSR and SSPBUF together  
create a double-buffered receiver. When SSPSR  
receives a complete byte, it is transferred to SSPBUF  
and the SSPIF interrupt is set.  
SSPSR reg  
RC4/  
SDI/  
SDA  
MSb  
LSb  
Addr Match  
Match Detect  
During transmission, the SSPBUF is not double-  
buffered. A write to SSPBUF will write to both SSPBUF  
and SSPSR.  
SSPADD reg  
Set, Reset  
S, P bits  
(SSPSTAT reg)  
Start and  
Stop bit Detect  
DS39629C-page 166  
© 2007 Microchip Technology Inc.