256Mb, 512Mb, 1Gb, 2Gb: 3V Embedded Parallel NOR Flash
Standard Command Definitions – Address-Data Cycles
Standard Command Definitions – Address-Data Cycles
Table 11: Standard Command Definitions – Address-Data Cycles, 8-Bit and 16-Bit
Note 1 applies to entire table
Address and Data Cycles
Command and
Code/Subcode
READ/RESET (F0h)
Bus
Size
x8
x16
READ CFI (98h)
AUTO SELECT (90h)
BYPASS Operations
UNLOCK BYPASS (20h)
UNLOCK BYPASS
RESET (90h/00h)
PROGRAM Operations
PROGRAM (A0h)
UNLOCK BYPASS
PROGRAM (A0h)
WRITE TO BUFFER
PROGRAM (25h)
UNLOCK BYPASS
WRITE TO BUFFER
PROGRAM (25h)
WRITE TO BUFFER
PROGRAM CONFIRM
(29h)
BUFFERED PROGRAM
ABORT and RESET (F0h)
PROGRAM SUSPEND
(B0h)
PROGRAM RESUME
(30h)
ERASE Operations
x8
x16
x8
x16
x8
x16
x8
x16
x8
x16
x8
x16
x8
x16
x8
x16
X
30
AAA
555
X
B0
AA
555
2AA
55
AAA
555
F0
BAd
29
AAA
555
BAd
25
AA
555
2AA
BAd
N
PA
PD
55
BAd
25
BAd
N
PA
PD
AAA
555
X
A0
AA
555
2AA
PA
PD
55
AAA
555
A0
PA
PD
x8
x16
x8
x16
AAA
555
X
90
AA
555
2AA
X
00
55
AAA
555
20
x8
x16
x8
x16
1st
A
X
AAA
X
555
AA
55
AAA
555
AA
555
2AA
55
AAA
555
90
Note Note
2
2
D
F0
AA
F0
AA
98
2AA
55
X
F0
555
55
X
F0
A
2nd
D
A
3rd
D
A
4th
D
A
5th
D
A
6th
D
Notes
READ and AUTO SELECT Operations
PDF: 09005aef849b4b09
m29ew_256mb_2gb.pdf - Rev. B 8/12 EN
24
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
