欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT48H16M32LGCJ-8IT 参数 Datasheet PDF下载

MT48H16M32LGCJ-8IT图片预览
型号: MT48H16M32LGCJ-8IT
PDF下载: 下载PDF文件 查看货源
内容描述: 512MB :梅格32 ×16 , 16兆×32移动SDRAM [512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM]
分类和应用: 动态存储器
文件页数/大小: 73 页 / 2407 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT48H16M32LGCJ-8IT的Datasheet PDF文件第2页浏览型号MT48H16M32LGCJ-8IT的Datasheet PDF文件第3页浏览型号MT48H16M32LGCJ-8IT的Datasheet PDF文件第4页浏览型号MT48H16M32LGCJ-8IT的Datasheet PDF文件第5页浏览型号MT48H16M32LGCJ-8IT的Datasheet PDF文件第6页浏览型号MT48H16M32LGCJ-8IT的Datasheet PDF文件第7页浏览型号MT48H16M32LGCJ-8IT的Datasheet PDF文件第8页浏览型号MT48H16M32LGCJ-8IT的Datasheet PDF文件第9页  
512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
Features
Mobile SDRAM
MT48H32M16LF – 8 Meg x 16 x 4 banks
MT48H16M32LF/LG – 4 Meg x 32 x 4 banks
Features
• Endur-IC™ technology
• Fully synchronous; all signals registered on positive
edge of system clock
• V
DD
= 1.7–1.95V; V
DD
Q = 1.7–1.95V
• Internal, pipelined operation; column address can
be changed every clock cycle
• Four internal banks for concurrent operation
• Programmable burst lengths: 1, 2, 4, 8, and
continuous
1
• Auto precharge, includes concurrent auto precharge
• Auto refresh and self refresh modes
• LVTTL-compatible inputs and outputs
• On-chip temperature sensor to control refresh rate
• Partial-array self refresh (PASR)
• Deep power-down (DPD)
• Selectable output drive (DS)
Table 1:
DQ Bus
Width
Options
• V
DD
/V
DD
Q
– 1.8V/1.8V
• Row size option
– Standard addressing option
– Reduced page-size option
• Configuration
– 32 Meg x 16 (8 Meg x 16 x 4 banks)
– 16 Meg x 32 (4 Meg x 32 x 4 banks)
• Plastic “green” packages
– 54-Ball VFBGA (10mm x 11.5mm)
– 90-Ball VFBGA (10mm x 13mm)
• Timing – cycle time
– 7.5ns at CL = 3
– 8ns at CL = 3
• Power
– Standard I
DD
2P/I
DD
7
– Low I
DD
2P/I
DD
7
• Operating temperature range
– Commercial (0°C to +70°C)
– Industrial (–40°C to +85°C)
• Design revision
Marking
H
LF
LG
3, 4
32M16
16M32
CJ
5
CM
3
-75
-8
None
L
None
IT
:A
Configuration Addressing
JEDEC-
Standard
Option
4
BA0, BA1
A0–A12
A0–A9
A0–A12
A0–A8
Reduced
Page-Size
Option
2
4
BA0, BA1
A0–A13
A0–A7
Architecture
Number of banks
Bank address balls
Row address balls
Column address balls
Row address balls
Column address balls
x16
x32
Table 2:
Key Timing Parameters
CL = CAS (READ) latency
Clock Rate (MHz)
CL = 2
104
100
CL = 3
133
125
Access Time
CL = 2
9ns
9ns
CL = 3
6ns
7ns
Notes: 1. For continuous page burst, contact factory
for availability.
2. For reduced page-size option, contact fac-
tory for availability.
3. LG is a reduced page-size option. Contact
factory for availability.
4. Only available for x32 configuration.
5. Only available for x16 configuration.
Speed
Grade
-75
-8
PDF: 09005aef81ca5de4/Source: 09005aef81ca5e03
MT48H32M16LF_1.fm - Rev. H 6/07 EN
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2005 Micron Technology, Inc. All rights reserved.