欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT48LC64M8A2 参数 Datasheet PDF下载

MT48LC64M8A2图片预览
型号: MT48LC64M8A2
PDF下载: 下载PDF文件 查看货源
内容描述: 512MB X4,X8 , X16 SDRAM [512Mb x4, x8, x16 SDRAM]
分类和应用: 动态存储器
文件页数/大小: 68 页 / 2505 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT48LC64M8A2的Datasheet PDF文件第2页浏览型号MT48LC64M8A2的Datasheet PDF文件第3页浏览型号MT48LC64M8A2的Datasheet PDF文件第4页浏览型号MT48LC64M8A2的Datasheet PDF文件第5页浏览型号MT48LC64M8A2的Datasheet PDF文件第6页浏览型号MT48LC64M8A2的Datasheet PDF文件第7页浏览型号MT48LC64M8A2的Datasheet PDF文件第8页浏览型号MT48LC64M8A2的Datasheet PDF文件第9页  
512Mb: x4, x8, x16 SDRAM
Features
Synchronous DRAM
MT48LC128M4A2 – 32 Meg x 4 x 4 banks
MT48LC64M8A2 – 16 Meg x 8 x 4 banks
MT48LC32M16A2 – 8 Meg x 16 x 4 banks
For the latest data sheet, refer to Micron’s Web site
Features
• PC100- and PC133-compliant
• Fully synchronous; all signals registered on positive
edge of system clock
• Internal pipelined operation; column address can be
changed every clock cycle
• Internal banks for hiding row access/precharge
• Programmable burst lengths: 1, 2, 4, 8, or full page
• Auto precharge, includes concurrent auto precharge,
and auto refresh modes
• Self refresh mode
• 64ms, 8,192-cycle refresh
• LVTTL-compatible inputs and outputs
• Single +3.3V ±0.3V power supply
Table 1:
Parameter
Configuration
Options
• Configurations
128 Meg x 4 (32 Meg x 4 x 4 banks)
64 Meg x 8 (16 Meg x 8 x 4 banks)
32 Meg x 16 (8 Meg x 16 x 4 banks)
• WRITE recovery (
t
WR)
t
WR = “2 CLK”
1
• Plastic package – OCPL
2
54-pin TSOP II (400 mil)
54-pin TSOP II (400 mil) Pb-free
• Timing (cycle time)
7.5ns @ CL = 2 (PC133)
7.5ns@ CL = 3 (PC133)
• Self refresh
Standard
Low power
• Operating temperature range
Commercial (0
o
C to +70
o
C)
Industrial (–40
o
C +85
o
C)
• Revision
Notes: 1.
2.
3.
4.
Marking
128M4
64M8
32M16
A2
TG
P
-7E
-75
None
None
IT
:C
Address Table
32 Meg x 4 32 Meg x 8 32 Meg x 16
8 Meg x 16
x 4 banks
8K
8K (A0–A12)
4 (BA0, BA1)
1K (A0–A9)
32 Meg x 4 16 Meg x 8
x 4 banks
x 4 banks
8K
8K
Refresh count
8K (A0–A12) 8K (A0–A12)
Row
addressing
4 (BA0, BA1) 4 (BA0, BA1)
Bank
addressing
4K (A0–A9, 2K (A0–A9,
Column
A11, A12)
A11)
addressing
Table 2:
Speed
Grade
-7E
-75
-7E
-75
Key Timing Parameters
Access Time
Clock
Frequency CL = 2 CL = 3
143 MHz
133 MHz
133 MHz
100 MHz
5.4ns
6ns
5.4ns
5.4ns
Setup
Time
1.5ns
1.5ns
1.5ns
1.5ns
Hold
Time
0.8ns
0.8ns
0.8ns
0.8ns
Refer to Micron technical note:
Off-center parting line.
Contact factory for availability.
Available on x4 and x8 only.
Part Number Example:
MT48LC32M16A2P-75:C
PDF: 09005aef809bf8f3/Source: 09005aef80818a4a
512MbSDRAMfront.fm - Rev. L 10/07 EN
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2000 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.