欢迎访问ic37.com |
会员登录 免费注册
发布采购

N25Q032A13EF840x 参数 Datasheet PDF下载

N25Q032A13EF840x图片预览
型号: N25Q032A13EF840x
PDF下载: 下载PDF文件 查看货源
内容描述: SPI兼容串行总线接口 [SPI-compatible serial bus interface]
分类和应用:
文件页数/大小: 82 页 / 884 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号N25Q032A13EF840x的Datasheet PDF文件第7页浏览型号N25Q032A13EF840x的Datasheet PDF文件第8页浏览型号N25Q032A13EF840x的Datasheet PDF文件第9页浏览型号N25Q032A13EF840x的Datasheet PDF文件第10页浏览型号N25Q032A13EF840x的Datasheet PDF文件第12页浏览型号N25Q032A13EF840x的Datasheet PDF文件第13页浏览型号N25Q032A13EF840x的Datasheet PDF文件第14页浏览型号N25Q032A13EF840x的Datasheet PDF文件第15页  
32Mb, 3V, Multiple I/O Serial Flash Memory
Signal Descriptions
Table 1: Signal Descriptions (Continued)
Symbol
HOLD#
Type
Control
Input
Description
HOLD:
Pauses any serial communications with the device without deselecting the device. DQ1
(output) is High-Z. DQ0 (input) and the clock are "Don't Care." To enable HOLD, the device
must be selected with S# driven LOW.
HOLD# is used for input/output during the following operations: QUAD OUTPUT FAST READ,
QUAD INPUT/OUTPUT FAST READ, QUAD INPUT FAST PROGRAM, and QUAD INPUT EXTENDED
FAST PROGRAM.
In QIO-SPI, HOLD# acts as an I/O (DQ3 functionality), and the HOLD# functionality is disabled
when the device is selected. When the device is deselected (S# is HIGH) in parts with RESET#
functionality, it is possible to reset the device unless this functionality is not disabled by means
of dedicated registers bits.
The HOLD# functionality can be disabled using bit 4 of the NVCR or bit 4 of the VECR.
On devices that include DTR mode capability, the HOLD# functionality is disabled as soon as a
DTR operation is recognized.
Write protect:
W# can be used as a protection control input or in QIO-SPI operations. When in
extended SPI with single or dual commands, the WRITE PROTECT function is selectable by the
voltage range applied to the signal. If voltage range is low (0V to V
CC
), the signal acts as a
write protection control input. The memory size protected against PROGRAM or ERASE opera-
tions is locked as specified in the status register block protect bits 3:0.
W# is used as an input/output (DQ2 functionality) during QUAD INPUT FAST READ and QUAD
INPUT/OUTPUT FAST READ operations and in QIO-SPI.
Supply voltage:
If V
PP
is in the voltage range of V
PPH
, the signal acts as an additional power
supply, as defined in the AC Measurement Conditions table.
During QIFP, QIEFP, and QIO-SPI PROGRAM/ERASE operations, it is possible to use the addition-
al V
PP
power supply to speed up internal operations. However, to enable this functionality, it is
necessary to set bit 3 of the VECR to 0.
In this case, V
PP
is used as an I/O until the end of the operation. After the last input data is shif-
ted in, the application should apply V
PP
voltage to V
PP
within 200ms to speed up the internal
operations. If the V
PP
voltage is not applied within 200ms, the PROGRAM/ERASE operations
start at standard speed.
The default value of VECR bit 3 is 1, and the V
PP
functionality for quad I/O modify operations is
disabled.
Device core power supply:
Source voltage.
Ground:
Reference for the V
CC
supply voltage.
Do not use.
No connect.
W#
Control
Input
V
PP
Power
V
CC
V
SS
DNU
NC
Power
Ground
PDF: 09005aef84566622
n25q_32mb_3v_65nm.pdf - Rev. G 9/12 EN
11
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.