512Mb, Multiple I/O Serial Flash Memory
ERASE Operations
Figure 33: BULK ERASE Command
Extended
C
0
7
LSB
DQ0
MSB
Command
Dual
C
0
3
LSB
DQ0[1:0]
MSB
Command
Quad
C
0
1
LSB
DQ0[3:0]
MSB
Command
PROGRAM/ERASE SUSPEND Command
To initiate the PROGRAM/ERASE SUSPEND command, S# is driven LOW. The com-
mand code is input on DQ0. The operation is terminated by the PROGRAM/ERASE RE-
SUME command.
PROGRAM/ERASE SUSPEND command enables the memory controller to interrupt
and suspend an array PROGRAM or ERASE operation within the program/erase latency.
If a SUSPEND command is issued during a PROGRAM operation, then the flag status
register bit 2 is set to 1. After erase/program latency time, the flag status register bit 7 is
also set to 1, but the device is considered in suspended state once bit 7 of the flag status
register outputs 1 with at least one byte output. In the suspended state, the device is
waiting for any operation. (See the Operations Allowed/Disallowed During Device
States table.)
If a SUSPEND command is issued during an ERASE operation, then the flag status regis-
ter bit 6 is set to 1. After erase/program latency time, the flag status register bit 7 is also
set to 1, but the device is considered in suspended state once bit 7 of the flag status reg-
ister outputs 1 with at least one byte output. In the suspended state, the device is wait-
ing for any operation. (See the Operations Allowed/Disallowed During Device States ta-
ble.)
If the time remaining to complete the operation is less than the suspend latency, the de-
vice completes the operation and clears the flag status register bits 2 or 6, as applicable.
Because the suspend state is volatile, if there is a power cycle, the suspend state infor-
mation is lost and the flag status register powers up as 80h.
During an ERASE SUSPEND operation, a PROGRAM or READ operation is possible in
any sector except the one in a suspended state. Reading from a sector that is in a sus-
pended state will output indeterminate data. The device ignores a PROGRAM com-
PDF: 09005aef84752721
n25q_512mb_1ce_3V_65nm.pdf - Rev. O 05/13 EN
64
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
