欢迎访问ic37.com |
会员登录 免费注册
发布采购

PF48F4000P0ZB 参数 Datasheet PDF下载

PF48F4000P0ZB图片预览
型号: PF48F4000P0ZB
PDF下载: 下载PDF文件 查看货源
内容描述: 美光并行NOR闪存的嵌入式存储器( P30-65nm ) [Micron Parallel NOR Flash Embedded Memory (P30-65nm)]
分类和应用: 闪存存储
文件页数/大小: 98 页 / 1366 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号PF48F4000P0ZB的Datasheet PDF文件第26页浏览型号PF48F4000P0ZB的Datasheet PDF文件第27页浏览型号PF48F4000P0ZB的Datasheet PDF文件第28页浏览型号PF48F4000P0ZB的Datasheet PDF文件第29页浏览型号PF48F4000P0ZB的Datasheet PDF文件第31页浏览型号PF48F4000P0ZB的Datasheet PDF文件第32页浏览型号PF48F4000P0ZB的Datasheet PDF文件第33页浏览型号PF48F4000P0ZB的Datasheet PDF文件第34页  
256Mb and 512Mb (256Mb/256Mb), P30-65nm
Device Command Bus Cycles
3. The second cycle of the BUFFERED PROGRAM command is the word count of the data to
be loaded into the write buffer. This is followed by up to 512 words of data. Then the
CONFIRM command (0xD0) is issued, triggering the array programming operation.
4. The CONFIRM command (0xD0) is followed by the buffer data.
5. The second cycle is a Sub-Op-Code, the data written on third cycle is N-1; 1≤ N
512.
The subsequent cycles load data words into the program buffer at a specified address
until word count is achieved, after the data words are loaded, the final cycle is the con-
firm cycle 0xD0).
PDF: 09005aef84566799
p30_65nm_MLC_256Mb-512mb.pdf - Rev. C 12/13 EN
30
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2013 Micron Technology, Inc. All rights reserved.