欢迎访问ic37.com |
会员登录 免费注册
发布采购

XB1006 参数 Datasheet PDF下载

XB1006图片预览
型号: XB1006
PDF下载: 下载PDF文件 查看货源
内容描述: 18.0-38.0 GHz的砷化镓MMIC缓冲放大器 [18.0-38.0 GHz GaAs MMIC Buffer Amplifier]
分类和应用: 缓冲放大器
文件页数/大小: 14 页 / 958 K
品牌: MIMIX [ MIMIX BROADBAND ]
 浏览型号XB1006的Datasheet PDF文件第6页浏览型号XB1006的Datasheet PDF文件第7页浏览型号XB1006的Datasheet PDF文件第8页浏览型号XB1006的Datasheet PDF文件第9页浏览型号XB1006的Datasheet PDF文件第10页浏览型号XB1006的Datasheet PDF文件第11页浏览型号XB1006的Datasheet PDF文件第13页浏览型号XB1006的Datasheet PDF文件第14页  
18.0-38.0 GHz GaAs MMIC  
Buffer Amplifier  
April 2005 - Rev 01-Apr-05  
B1006  
App Note [1] Biasing - As shown in the bonding diagram, this device can be operated with all three stages in parallel, and can be biased for  
low noise performance or high power performance. Low noise bias is nominally Vd=3.5V, Id=50mA. More controlled performance will be  
obtained by separately biasing Vd1 and Vd2 each at 3.5V, 25mA. Power bias may be as high as Vd=5.5V, Id=100mA with all stages in parallel,  
or most controlled performance will be obtained by separately biasing Vd1 and Vd2 each at 5.5V, 50mA. It is also recommended to use  
active biasing to keep the currents constant as the RF power and temperature vary; this gives the most reproducible results. Depending on  
the supply voltage available and the power dissipation constraints, the bias circuit may be a single transistor or a low power operational  
amplifier, with a low value resistor in series with the drain supply used to sense the current.The gate of the pHEMT is controlled to maintain  
correct drain current and thus drain voltage.The typical gate voltage needed to do this is -0.3V.Typically the gate is protected with Silicon  
diodes to limit the applied voltage. Also, make sure to sequence the applied voltage to ensure negative gate bias is available before applying  
the positive drain supply.  
App Note [2] Bias Arrangement -  
For Parallel Stage Bias (Recommended for general applications) -- The same as Individual Stage Bias but all the drain or gate pad DC bypass  
capacitors (~100-200 pf) can be combined. Additional DC bypass capacitance (~0.01 uF) is also recommended to all DC or combination (if  
gate or drains are tied together) of DC bias pads.  
For Individual Stage Bias (Recommended for saturated applications) -- Each DC pad (Vd1,2 and Vg1,2) needs to have DC bypass capacitance  
(~100-200 pf) as close to the device as possible. Additional DC bypass capacitance (~0.01 uF) is also recommended.  
MTTFTables  
These numbers were calculated based on accelerated life test information and thermal model analysis received from the fabricating foundry.  
Backplate  
Channel  
Rth  
MTTF Hours  
FITs  
Temperature  
Temperature  
55 deg Celsius  
75 deg Celsius  
95 deg Celsius  
83.0 deg Celsius  
105.1 deg Celsius  
127.0 deg Celsius  
159.9° C/W  
171.9° C/W  
182.6° C/W  
8.28E+10  
5.33E+09  
4.75E+08  
1.21E-02  
1.88E-01  
2.11E+00  
Bias Conditions: Vd1=Vd2=3.5V, Id1=25 mA, Id2=25 mA  
Backplate  
Channel  
Rth  
MTTF Hours  
FITs  
Temperature  
Temperature  
55 deg Celsius  
75 deg Celsius  
95 deg Celsius  
149.1 deg Celsius  
175.4 deg Celsius  
201.0 deg Celsius  
171.2° C/W  
182.5° C/W  
192.8° C/W  
8.14E+07  
7.93E+06  
1.04E+06  
1.23E+01  
1.26E+02  
9.63E+02  
Bias Conditions: Vd1=Vd2=5.5V, Id1=50 mA, Id2=50mA  
Page 12 of 14  
Mimix Broadband, Inc., 10795 Rockley Rd., Houston,Texas 77099  
Tel: 281.988.4600 Fax: 281.988.4615 mimixbroadband.com  
Characteristic Data and Specifications are subject to change without notice. ©2005 Mimix Broadband, Inc.  
Export of this item may require appropriate export licensing from the U.S. Government. In purchasing these parts, U.S. Domestic customers accept  
their obligation to be compliant with U.S. Export Laws.