欢迎访问ic37.com |
会员登录 免费注册
发布采购

MH89770S 参数 Datasheet PDF下载

MH89770S图片预览
型号: MH89770S
PDF下载: 下载PDF文件 查看货源
内容描述: T1 / ESF成帧器和接口的初步信息 [T1/ESF Framer & Interface Preliminary Information]
分类和应用:
文件页数/大小: 36 页 / 839 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MH89770S的Datasheet PDF文件第2页浏览型号MH89770S的Datasheet PDF文件第3页浏览型号MH89770S的Datasheet PDF文件第4页浏览型号MH89770S的Datasheet PDF文件第5页浏览型号MH89770S的Datasheet PDF文件第6页浏览型号MH89770S的Datasheet PDF文件第7页浏览型号MH89770S的Datasheet PDF文件第8页浏览型号MH89770S的Datasheet PDF文件第9页  
®
MH89770
T1/ESF Framer & Interface
Preliminary Information
Features
Complete interface to a bidirectional T1 link
D3/D4 or ESF framing and SLC-96 compatible
Two frame elastic buffer with jitter tolerance
improved to 156UI
Insertion and detection of A, B, C, D bits
Signalling freeze, optional debounce
Selectable B8ZS, jammed bit (ZCS) or no zero
code suppression
Yellow and blue alarm signal capabilities
Bipolar violation count, F
T
error count, CRC
error count
Frame and superframe sync. signals, Tx and Rx
Per channel, overall, and remote loop around
8 kHz synchronization output
Digital phase detector between T1 line and
ST-BUS
ST-BUS compatible
Pin compatible with the MH89760BN/BS
Inductorless clock recovery
Loss of Signal (LOS) indication
Available in standard, narrow and surface
mount formats
MH89770N
MH89770S
ISSUE 2
March 1995
Ordering Information
40 Pin DIL Hybrid 0.8" row pitch
40 Pin Surface Mount Hybrid
0°C to 70°C
Applications
DS1/ESF digital trunk interfaces
Computer to PBX interfaces (DMI and CPI)
High speed computer to computer data links
Description
The MH89770 is a complete T1 interface solution,
meeting the Extended Super Frame (ESF), D3/D4
and SLC-96 formats. The MH89770 interfaces to the
DS1 1.544 Mbit/sec digital trunk and has the
capability of meeting ACCUNET
®1
T1.5 wander
tolerance (138 UI).
The MH89770 is a pin-compatible enhancement of
the MH89760B.
1. ACCUNET
®
T1.5 is a registered trademark of AT & T.
TxSF
C2i
F0i
RxSF
DSTo
DSTi
CSTi0
CSTi1
CSTo
C1.5i
ST-BUS
Timing
Circuitry
Two Frame
Elastic
Buffer with
Slip Control
DS1
LINK
INTERFACE
2048 - 1544
Converter
Serial
Control
Interface
Transmitter
RxFDLClk
RxFDL
TxFDLClk
TxFDL
OUTA
OUTB
RxA
RxT
LOS
RxR
RxB
Data
Interface
Receiver
ABCD
Signalling RAM
VDD
XCtl
XSt
Control
Logic
Phase
Detector
Clock
Extractor
DS1
Counter
E1.5o
E8Ko
VSS
Figure 1 - Functional Block Diagram
4-125