®
MT88V32
8 x 4 High Performance Video Switch Array
Preliminary Information
Features
•
•
•
•
•
•
•
•
•
•
•
32 bidirectional CMOS "T" switches in an 8
×
4
non-blocking array
Break-before-make switching configuration
Fast setup & hold times for switch programming
3dB bandwidth of 200MHz
Low feedthrough and crosstalk, better than -80dB
at 5MHz
Very low differential gain and phase errors
12Vpp bipolar signal capability
On-state resistance 75Ω (max) for V
DD
=+5V,
V
EE
=-7V
Switch control through 2-stage latches
Orthogonal Xi and Yi pin connections for
optimized PCB layout
Latch readback capability for monitoring
ISSUE 1
August 1993
Ordering Information
MT88V32AP
44 Pin PLCC
-40° to 85°C
Each of the 32 nodes of the switching matrix has a T-
switch, see Fig.1. This grounds the nodes of all open
connections, which greatly reduces feedthrough
noise. In order to reduce crosstalk, individual analog
signal lines are isolated by interleaving them with
ground lines.
The two stage programmable latch system allows
the state of all switching nodes to be updated
simultaneously. The next state of the switch is written
into the first stage of the latches through individual
write cycles. These changes will not affect the
current state of the switch. The STROBE2 control
input is used to load the state of all first stage latches
to the second stage latches, which updates the
complete matrix. Therefore, all 32 switching nodes
are updated simultaneously.
The MT88V32 supports separate analog (V
EE
) and
digital (V
DD
) voltage references. This allows the user
to select an optimum analog signal bias point.
Applications
•
•
•
•
High-end video routing and switching
Medical instrumentation
Automatic test equipment (ATE)
Multi-media communication
Description
The MT88V32 is a digitally programmable (TTL levels)
8
×
4 crosspoint switch that is designed to control wide-
band analog (video) signal.
Y0-Y7
VDD VEE VSS
X0
X1
X2
X3
Yi
STROBE2
2nd Stage Latches
I/O
Control
Logic
R/W
DATA
CS
T-Switch Configuration
Address Decode
GND
Xi
GND
MR
8x4
"T" Switch Array
STROBE1
1st Stage Latches
AX0-AX1
AY0-AY2
Figure 1 - Functional Block Diagram
3-51