欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8930BC 参数 Datasheet PDF下载

MT8930BC图片预览
型号: MT8930BC
PDF下载: 下载PDF文件 查看货源
内容描述: 用户网络接口电路 [Subscriber Network Interface Circuit]
分类和应用: 网络接口
文件页数/大小: 3 页 / 37 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT8930BC的Datasheet PDF文件第2页浏览型号MT8930BC的Datasheet PDF文件第3页  
®
CMOS ST-BUS™ FAMILY
MT8930B
Subscriber Network Interface Circuit
Preliminary Information
Features
CCITT I.430 and ANSI T1.605 S/T interface
Full-duplex 2B+D, 192 kbit/s transmission
Link activation/deactivation
D-channel access contention resolution
Point-to-point, point-to-multipoint and star
configurations
Master (NT)/Slave (TE) modes of operation
Exceeds loop length requirements
Complete loopback testing capabilities
ISSUE 2
August 1993
Ordering Information
MT8930BC
28 Pin Ceramic DIP
MT8930BE
28 Pin Plastic DIP
MT8930BP
44 Pin PLCC
-40°C to +85°C
Description
The MT8930B Subscriber Network Interface Circuit
(SNIC) implements the CCITT I.430 and ANSI
T1.605 Recommendations for the ISDN S and T
reference points. Providing point-to-point and point-
to-multipoint digital transmission, the SNIC may be
used at either end of the subscriber line (NT or TE).
t
ed
ee
d n
• On chip HDLC D-channel protocoller
sh
en ig
• 8 bit Motorola/Intel microprocessor interface
m es C
data
• Controllerless or microprocessor-controlled
operation
om D 930
30B
ec ew 8
An
T89
D-channel protocoller is included and
• Mitel ST-BUS interface
HDLC
• Low power CMOS technology
t R r N MT
ll
controlled through a Motorola/Intel microprocessor
M
o fo e
fu
port. A controllerless mode allows the SNIC to
• Single 5 volt power supply
N
Se
y for
operate without a microprocessor.
Applications
ISDN NT1
ISDN S or T interface
ISDN Terminal Adaptor (TA)
Digital sets (TE1) - 4 wire ISDN interface
Digital PABXs, Digital Line Cards (NT2)
ns
Co
lt f
u
a
or
ct
The MT8930B is fabricated in Mitel’s CMOS process.
DSTi
DSTo
ST-BUS
Interface
D-channel Priority
Mechanism
LTx
S-Bus
Link
Interface
VBias
LRx
F0od
C4b
F0b
STAR/Rsto
CK/NT
Cmode
Microprocessor Interface
VSS
Timing
and
Control
PLL
HDLC
Transceiver
Link
Activation
Controller
VDD
Rsti
HALF
AD0-7
R/W/WR,
AFT/PRI
DS/RD,
DinB
AS/ALE,
P/SC
CS,
DReq
IRQ/NDA,
DCack
Figure 1 - Functional Block Diagram
10-33