欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT9041 参数 Datasheet PDF下载

MT9041图片预览
型号: MT9041
PDF下载: 下载PDF文件 查看货源
内容描述: 多路输出中继PLL [Multiple Output Trunk PLL]
分类和应用:
文件页数/大小: 14 页 / 104 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT9041的Datasheet PDF文件第1页浏览型号MT9041的Datasheet PDF文件第2页浏览型号MT9041的Datasheet PDF文件第3页浏览型号MT9041的Datasheet PDF文件第4页浏览型号MT9041的Datasheet PDF文件第6页浏览型号MT9041的Datasheet PDF文件第7页浏览型号MT9041的Datasheet PDF文件第8页浏览型号MT9041的Datasheet PDF文件第9页  
Advance Information
Freerun Accuracy
The Freerun accuracy of the PLL is a measure of
how accurately the PLL can reproduce the desired
output frequency. The freerun accuracy is a function
of master clock frequency which must be 20 MHz
±32
ppm in order to meet AT & T TR62411 and ETSI
specifications.
Jitter Performance
The output jitter of a digital trunk PLL is composed of
intrinsic jitter, measured using a jitter free reference
clock, and frequency dependent jitter, measured by
applying known levels of jitter on the references
clock. The jitter spectrum indicates the frequency
content of the output jitter.
Intrinsic Jitter
Intrinsic jitter is the jitter added to an output signal by
the processing device, in this case the enhanced
PLL. Tables 3 and 4 show the average measured
intrinsic jitter of the T1 and E1 outputs. Each
measurement is an average based upon a
±100
ppm
deviation (in steps of 20 ppm) on the input reference
clock. Jitter on the master clock will increase intrinsic
jitter of the device, hence attention to minimization of
master clock jitter is required.
Jitter Transfer Function
MT9041
The jitter transfer function is a measure of the
transfer characteristics of the PLL to frequency
specific jitter on the referenced input of the PLL. It is
directly linked to the loop bandwidth and the
magnitude of the phase error suppression
characteristics of the PLL. It is measured by applying
jitter of specific magnitude and frequencies to the
input of the PLL, then measuring the magnitude of
the output jitter (both filtered and unfiltered) on the
T1 or E1 output.
Care must be taken when measuring the transfer
characteristics to ensure that critical jitter alias
frequencies are included in the measurement (i.e.,
for digital phase locked loops using an 8 kHz input).
Tables 5 and 6 provide measured results for the jitter
transfer characteristics of the PLL for both a 1.544
MHz and 2.048 MHz reference input clock. The
transfer characteristics for an 8 kHz reference input
will be the same.
Figures 4 and 5 show the jitter attenuation
performance of the T1 and E1 outputs plotted
against AT & T TR62411 and ETSI requirements,
respectively.
Output Jitter in UIp-p
Reference Input
8 kHz
1.544 MHz
2.048 MHz
FLT0 Unfiltered
.011
.011
.011
FLT1
10Hz - 8kHz
.004
.001
.001
FLT2
10Hz - 40kHz
.006
.002
.002
FLT3
8kHz - 40kHz
.002
.001
.001
Table 3 -Typical Intrinsic Jitter for the T1 Output
Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing
.
Output Jitter in UIp-p
Reference Input
8 kHz
1.544 MHz
2.048 MHz
FLT0 Unfiltered
.011
.011
.011
FLT1
20Hz - 100kHz
.002
.002
.002
FLT2
700Hz - 100kHz
.002
.002
.002
Table 4 - Typical Intrinsic Jitter for the E1 Output
Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing
.
3-87