欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT91610 参数 Datasheet PDF下载

MT91610图片预览
型号: MT91610
PDF下载: 下载PDF文件 查看货源
内容描述: 模拟振铃SLIC [Analog Ringing SLIC]
分类和应用:
文件页数/大小: 18 页 / 70 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT91610的Datasheet PDF文件第2页浏览型号MT91610的Datasheet PDF文件第3页浏览型号MT91610的Datasheet PDF文件第4页浏览型号MT91610的Datasheet PDF文件第5页浏览型号MT91610的Datasheet PDF文件第6页浏览型号MT91610的Datasheet PDF文件第7页浏览型号MT91610的Datasheet PDF文件第8页浏览型号MT91610的Datasheet PDF文件第9页  
MT91610
Analog Ringing SLIC
Preliminary Information
Features
Transformerless 2W to 4W conversion
Controls battery feed to line
Programmable line impedance
Programmable network balance impedance
Off-hook and dial pulse detection
Protects against GND short circuit
Programmable gain
Programmable constant current mode with
constant voltage fold over
Transformerless balanced ringing with
automatic ring trip circuit. No mechanical relay
Supports low voltage ringing
Line polarity reversal
On-hook transmission
Power down and wake up capability
Meter pulse injection
Ground Key detection
DS5181
ISSUE 2
February 2000
Package Information
MT91610AQ
36 Pin QSOP Package
-40°C to +85°C
Description
The Mitel MT91610, with an external bipolar driver
(Figure 4), provides an interface between a switching
system and a subscriber loop. The functions
provided by the MT91610 include battery feed,
programmable constant current with constant voltage
fold over for long loop, 2W to 4W conversion, off-
hook and dial pulse detection, direct balance ringing
with built in ring tripping, unbalance detection, user
definable line and network balance impedance’s and
gain, and power down and wake up. The device is
fabricated as a CMOS circuit in a 36 pin QSOP
package.
Applications
Line interface for:
• PABX
• Intercoms
• Key Telephone Systems
• Control Systems
RV
PD
GTX1 ESE
ESI
GTX0
VX
TD
RD
Tip/Ring Drive
Controller
Audio Gain & Network
Balance Circuit
VR
TIP
RING
RF1, RF2
Line Sense
2 W to 4 W
Conversion & Line
Impedance
Over-Current
Protection Circuit
Z3
Z2
CP5
Line
Reverse
Driver
LR
RC
CP4
CP6
CP7
Ring Drive
Controller
Loop Supervision
CP2
CP3
VDD
VREF
GND
VEE
Figure 1 - Functional Block Diagram
VBAT
DCRI
SHK
UD
CP1
1