欢迎访问ic37.com |
会员登录 免费注册
发布采购

PDSP16318 参数 Datasheet PDF下载

PDSP16318图片预览
型号: PDSP16318
PDF下载: 下载PDF文件 查看货源
内容描述: [PDSP16256GC1R]
分类和应用: 光电二极管
文件页数/大小: 8 页 / 92 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号PDSP16318的Datasheet PDF文件第2页浏览型号PDSP16318的Datasheet PDF文件第3页浏览型号PDSP16318的Datasheet PDF文件第4页浏览型号PDSP16318的Datasheet PDF文件第5页浏览型号PDSP16318的Datasheet PDF文件第6页浏览型号PDSP16318的Datasheet PDF文件第7页浏览型号PDSP16318的Datasheet PDF文件第8页  
PDSP16318/16318A
PDSP16318/PDSP16318A
Complex Accumulator
Advance Information
Supersedes version DS3708 - 2.4 September 1996
DS3708 - 3.1 November 1998
The PDSP16318/A contains two independent 20-bit
Adder/Subtractors combined with accumulator registers and
shift structures. The four port architecture permits full 20MHz
throughout in FFT and filter applications.
Two PDSP16318As combined with a single PDSP16112A
Complex Multiplier provide a complete arithmetic solution for
a Radix 2 DIT FFT Butterfly. A new complex Butterfly result
can be generated every 50ns allowing 1K complex FFTs to be
executed in 256µs.
GC100
FEATURES
s
s
s
s
s
s
s
s
s
s
s
s
s
s
Full 20MHz Throughout in FFT Applications
Four Independent 16-bit I/O Ports
20-bit Addition or Accumulation
Fully Compatible with PDSP16112 Complex Multiplier
On Chip Shift Structures for Result Scaling
Overflow Detection
Independent Three-State Outputs and Clock
Enables for 2 Port 20MHz Operation
1.4 micron CMOS
500mW Maximum Power Dissipation
100 CQFP package
Fig.1 Pin connections - Top view (GC100)
ASSOCIATED PRODUCTS
PDSP16112
PDSP16116
PDSP1601
PDSP16330
16 x 12 Complex Multiplier
16 x 16 Complex Multiplier
ALU and Barrel Shifter
Pythagoras Processor
ORDERING INFORMATION
Industrial (-40
°
C to +85
°
C)
PDSP16318A/IG/GC1R
(20MHz - QFP)
Military (-55
°
C to +125
°
C)
PDSP16318/MC/GC1R
(10MHz - QFP
MIL STD 883C Screened)
N.B. Further details of the Military grade part are available
in a separate datasheet
APPLICATIONS
High speed Complex FFT or DFTs
Complex Finite Impulse Response (FIR) Filtering
Complex Conjugation
Complex Correlation/Convolution
A
REG
DELAY
B
SHIFT
A
REG
C
A
SHIFT
B
REG
B
REG
D
Fig. 2 PDSP16318 simplified block diagram
1