欢迎访问ic37.com |
会员登录 免费注册
发布采购

PDSP16488AMA 参数 Datasheet PDF下载

PDSP16488AMA图片预览
型号: PDSP16488AMA
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片的二维卷积器与积分行延迟 [Single Chip 2D Convolver with Integral Line Delays]
分类和应用:
文件页数/大小: 30 页 / 238 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号PDSP16488AMA的Datasheet PDF文件第2页浏览型号PDSP16488AMA的Datasheet PDF文件第3页浏览型号PDSP16488AMA的Datasheet PDF文件第4页浏览型号PDSP16488AMA的Datasheet PDF文件第5页浏览型号PDSP16488AMA的Datasheet PDF文件第6页浏览型号PDSP16488AMA的Datasheet PDF文件第7页浏览型号PDSP16488AMA的Datasheet PDF文件第8页浏览型号PDSP16488AMA的Datasheet PDF文件第9页  
PDSP16488A MA
PDSP16488A MA
Single Chip 2D Convolver with Integral Line Delays
Supersedes January 1997 version, DS3742 - 3.1
DS3742 - 4.0 January 2000
The PDSP16488A is a fully integrated, application spe-
cific, image processing device. It performs a two dimensional
convolution between the pixels within a video window and a
set of stored coefficients. An internal multiplier accumulator
array can be multi-cycled at double or quadruple the pixel
clock rate. This then gives the window size options listed in
Table 1.
An internal 32k bit RAM can be configured to provide
either four or eight line delays. The length of each delay can
be programmed to the users requirement, up to a maximum of
1024 pixels per line. The line delays are arranged in two
groups,which may be internally connected in series or may be
configured to accept separate pixel inputs. This allows inter-
laced video or frame to frame operations to be supported.
The 8 bit coefficients are also stored internally and can
be downloaded from a host computer or from an EPROM. No
additional logic is required to support the EPROM and a single
device can support up to 16 convolvers.
The PDSP16488A contains an expansion adder and
delay network which allows several devices to be cascaded.
Convolvers with larger windows can then be fabricated as
shown in Table 2.
Intermediate 32 bit precision is provided to avoid any
danger of overflow, but the final result will not normally occupy
all bits. The PDSP16488A thus provides a multiplier in the
output path, which allows the user to align the result to the
most significant end of the 32 bit word.
FEATURES
I
I
I
I
I
I
I
I
I
The PDSP16488A is a fully compatible replacement
for the PDSP16488
8 or 16 bit pixels with rates up to 40 MHz
Window sizes up to 8 x 8 with a single device
Eight internal line delays
Supports interlace and frame to frame operations
Coefficients supplied from an EPROM or remote host
Expandable in both X and Y for larger windows
Gain control and pixel output manipulation
132 pin QFP
A
B
C
JAN1997
D
Rev
Date
NOTE
MAR 1993 JUL 1996
Polyimide is used as an inter-layer dielectric and as
glassivation.
Polymeric material is also used for die attach which according
to the requirement in paragraph 1.2.1.b. (2) precludes
catagorising this device as fully compliant. In every other
respect this device has been manufactured and screened in full
accordance with the requirements of Mil-Std 883 (latest revi-
sion).
CHANGE NOTIFICATION
Data
Size
8
8
8
16
16
Window Size
Width X Depth
4
8
8
4
8
4
4
8
4
4
Max Pixel
Rate
40MHz
20MHz
10MHz
20MHz
10MHz
Line
Delays
4x1024
4x1024
8x512
4x512
4x512
The change notification requirements of MIL-PRF-38535 will
be implemented on this device type. Known customers will be
notified of any changes since the last buy when ordering further
parts if significant changes have been made.
PIXEL
CLOCK
GENERATOR
EPROM
ADDR
DATA
POWER ON
RESET
Table 1 Single Device Configurations
Max Pixel
Rate
10MHz
10MHz
20MHz
20MHz
40MHz
40MHz
Pixel
Size
8
16
8
16
8
16
3x3
1
1
1
1
1
2
5x5
1
2
2
4
4*
-
Window size
7x7
1
2
2
4
4 *
-
9x9 11x11 15x15 23x23
4
-
6
-
-
-
4
-
6
-
-
-
4
-
8
-
-
-
9
-
-
-
-
-
COMPOSITE
OPTIONAL
FIELD
STORE
AUX
DATA
A/D
CONVERTER
DATA
IN
SYNC
EXTRACT
CLK
SYNC
BYPASS
RES
DELAYED
SYNC
PDSP
16488A
CONVOLVER
OUTPUT
DATA
* Maximum rate is limite to 30 MHz by line stor expansion delays
d
e
Table 2 Devices needed to implement typical window sizes
Fig. 1 Typical , Stand Alone, Real Time System
1