Mitsubishi microcomputers
M16C / 62N Group
CPU
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Central Processing Unit (CPU)
The CPU has a total of 13 registers shown in Figure 1.4.1. Seven of these registers (R0, R1, R2, R3, A0,
A1, and FB) come in two sets; therefore, these have two register banks.
b15
b8 b7
b0
R0
(Note)
H
L
b15
b8 b7
b0
b19
b0
R1
(Note)
H
L
Data
registers
PC
Program counter
b15
b0
b19
b0
R2
(Note)
INTB
H
L
Interrupt table
register
b0
b15
b0
b15
R3
(Note)
USP
User stack pointer
b15
b0
b15
b0
A0
(Note)
Address
registers
ISP
Interrupt stack
pointer
b15
b0
b15
b0
A1
(Note)
SB
Static base
register
b15
b0
b15
b0
FB
(Note)
Frame base
registers
FLG
Flag register
IPL
U
I O B S Z D C
Note: These registers consist of two register banks.
Figure 1.4.1. Central processing unit register
(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)
Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and
arithmetic/logic operations.
Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H),
and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can
use as 32-bit data registers (R2R0/R3R1).
(2) Address registers (A0 and A1)
Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data
registers. These registers can also be used for address register indirect addressing and address register
relative addressing.
In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).
11
MITSUBISHI [ MITSUBISHI ELECTRIC SEMICONDUCTOR ]
