欢迎访问ic37.com |
会员登录 免费注册
发布采购

M66235FP 参数 Datasheet PDF下载

M66235FP图片预览
型号: M66235FP
PDF下载: 下载PDF文件 查看货源
内容描述: 标准时钟发生器 [STANDARD CLOCK GENERATOR]
分类和应用: 晶体时钟发生器微控制器和处理器外围集成电路光电二极管
文件页数/大小: 5 页 / 62 K
品牌: MITSUBISHI [ MITSUBISHI ELECTRIC SEMICONDUCTOR ]
 浏览型号M66235FP的Datasheet PDF文件第2页浏览型号M66235FP的Datasheet PDF文件第3页浏览型号M66235FP的Datasheet PDF文件第4页浏览型号M66235FP的Datasheet PDF文件第5页  
MITSUBISHI
〈DIGITAL
ASSP〉
MITSUBISHI
〈DIGITAL
ASSP〉
M66235FP
M66235FP
STANDARD CLOCK GENERATOR
STANDARD CLOCK GENERATOR
DESCRIPTION
M66235 is produced using the silicon gate CMOS process. It
is able to output clock input signal in sync with optional exter-
nal trigger input signal.
It features excellent synchronizing precision (jitter) over a
wide frequency band range.
FEATURES
• 5V single power supply (5V
±5%)
• Frequency band: 25 ~ 52MHz
• Synchronizing precision (jitter):
±3ns
• Output types
(1) Output of the same frequency as input clock, and its in-
version
(2) 1/2 divider clock output and its inversion
(3) One-shot pulse output
(4) Continuous clock output
• Noise in the positive direction to trigger input is removed by
built-in noise killer circuit
APPLICATION
Clock phase control for horizontal synchronization
PIN CONFIGURATION (TOP VIEW)
CLOCK INPUT CLK IN
1
TEST OUTPUT TEST2
3
TEST INPUT TEST1
2
ONE-SHOT PULSE
OUTPUT
PULSE
1/2 DIVIDER SYNC CLOCK
INVERTED OUTPUT
1/2 DIVIDER SYNC
CLOCK OUTPUT
4
GND
5
CKO/2
6
CKO/2
7
GND
8
16
15
14
13
12
11
10
9
V
CC
TEST3
GND
TEST OUTPUT
TRIGGER INPUT
Outline 16P2N-A
Note: Keep test pins (TEST 1 to 3) open.
M66235FP
TR
V
CC
CKO SYNC CLOCK OUTPUT
CKO
SYNC CLOCK
INVERTED OUTPUT
CNTCK
CONTINUOUS
CLOCK OUTPUT
BLOCK DIAGRAM
V
CC
12
V
CC
16
SYNC CLOCK GENERATION CIRCUIT
11
CKO
10
CKO
7 CKO/2
6 CKO/2
9 CNTCK
4 PULSE
SYNC CLOCK
OUTPUT
SYNC CLOCK
INVERTED OUTPUT
1/2 DIVIDER SYNC
CLOCK OUTPUT
1/2 DIVIDER SYNC
CLOCK INVERTED OUTPUT
CONTINUOUS
CLOCK OUTPUT
ONE-SHOT
PULSE OUTPUT
SYNC CLOCK SELECTOR CIRCUIT
CLOCK
INPUT
CLK IN 1
DELAY CLOCK
GENERATION CIRCUIT
TRIGGER
TR
INPUT
13
PHASE DETECTION CIRCUIT
3 TEST2 TEST OUTPUT
TEST
INPUT
TEST1 2
5
GND
8
GND
14
GND
15
TEST3 TEST OUTPUT
1