MSM8128 - 70/85/10/12
Issue 4.5 : April 2001
Low V
CC
Data Retention Timing Waveform 1
(CS1 controlled)
Vcc
4.5V
DATA RETENTION MODE
4.5V
t
CDR
2.2V
t
R
2.2V
V
DR
CS1
≥
Vcc-0.2V
0V
CS1
Low V
CC
Data Retention Timing Waveform 2
(CS2 controlled)
Vcc
4.5V
DATA RETENTION MODE
t
CDR
t
R
4.5V
CS2
V
DR2
0.4V
CS2
≤
0.2V
0V
AC Characteristics Notes
(1) A write occurs during the overlap of a low CS1, a high CS2 and a low WE. A write begins at the latest transition among
CS1 going low, CS2 going high and WE going low. A write ends at the earliest transition among CS1 going high, CS2
going low and WE going high. t
WP
is measured from the beginning of write to the end of write.
(2) t
WR
is measured from the earlier of CS1 or WE going high or CS2 going high to the end of write cycle.
(3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
(4) If CS1 goes low simultaneously with WE going low or after WE going low, outputs remain in high impedance state.
(5) OE is continuously low. (OE=V
IL
)
(6) Dout is in the same phase as written data of this write cycle.
(7) Dout is the read data of next address.
(8) If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Input signals out of phase must not be
applied to I/O pins.
(9) t
WHZ
is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage
levels. These parameters are sampled and not 100% tested.
%
MOSAIC [ MOSAIC ]
