欢迎访问ic37.com |
会员登录 免费注册
发布采购

V29C51001T-90P 参数 Datasheet PDF下载

V29C51001T-90P图片预览
型号: V29C51001T-90P
PDF下载: 下载PDF文件 查看货源
内容描述: 1兆位131,072 ×8位的5伏CMOS FLASH MEMORY [1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY]
分类和应用:
文件页数/大小: 16 页 / 77 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V29C51001T-90P的Datasheet PDF文件第2页浏览型号V29C51001T-90P的Datasheet PDF文件第3页浏览型号V29C51001T-90P的Datasheet PDF文件第4页浏览型号V29C51001T-90P的Datasheet PDF文件第5页浏览型号V29C51001T-90P的Datasheet PDF文件第6页浏览型号V29C51001T-90P的Datasheet PDF文件第7页浏览型号V29C51001T-90P的Datasheet PDF文件第8页浏览型号V29C51001T-90P的Datasheet PDF文件第9页  
MOSEL VITELIC
V29C51001T/V29C51001B
1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY
Description
PRELIMINARY
Features
s
s
s
s
s
s
128Kx8-bit Organization
Address Access Time: 45, 70, 90 ns
Single 5V
±
10% Power Supply
Sector Erase Mode Operation
8KB Boot Block (lockable)
512 bytes per Sector, 256 Sectors
– Sector-Erase Cycle Time: 10ms (Max)
– Byte-Program Cycle Time: 20
µ
s (Max)
Minimum 10,000 Erase-Program Cycles
Low power dissipation
– Active Read Current: 20mA (Typ)
– Active Program Current: 30mA (Typ)
– Standby Current: 100
µ
A (Max)
Hardware Data Protection
Low V
CC
Program Inhibit Below 2.5V
Self-timed program/erase operations with end-
of-cycle detection
– DATA Polling
– Toggle Bit
CMOS and TTL Interface
Available in two versions
– V29C51001T (Top Boot Block)
– V29C51001B (Bottom Boot Block)
Packages:
– 32-pin Plastic DIP
– 32-pin TSOP-I
– 32-pin PLCC
s
s
s
s
s
s
s
The V29C51001T/V29C51001B is a high speed
131,072 x 8 bit CMOS flash memory. Programming
or erasing the device is done with a single 5 Volt
power supply. The device has separate chip enable
CE, program enable WE, and output enable OE
controls to eliminate bus contention.
The V29C51001T/V29C51001B offers a combi-
nation of features: Boot Block with Sector Erase
Mode. The end of program/erase cycle is detected
by DATA Polling of I/O
7
or by the Toggle Bit I/O
6
.
The V29C51001T/V29C51001B features a
sector erase operation which allows each sector to
be erased and reprogrammed without affecting
data stored in other sectors. The device also
supports full chip erase.
Boot block architecture enables the device to
boot from a protected sector loaded either at the
top (V29C51001T) or the bottom (V29C51001B)
sector. All inputs and outputs are CMOS and TTL
compatible.
The V29C51001T/V29C51001B is ideal for
applications that require updatable code and data
storage.
s
Device Usage Chart
Operating
Temperature
Range
0
°
C to 70
°
C
Package Outline
P
T
J
45
Access Time (ns)
70
90
Power
Temperature
Mark
Blank
Std.
V29C51001T/V29C51001B Rev. 0.8 October 2000
1