欢迎访问ic37.com |
会员登录 免费注册
发布采购

V29C51004T-70J 参数 Datasheet PDF下载

V29C51004T-70J图片预览
型号: V29C51004T-70J
PDF下载: 下载PDF文件 查看货源
内容描述: X8闪存EEPROM\n [x8 Flash EEPROM ]
分类和应用: 闪存内存集成电路可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 15 页 / 70 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V29C51004T-70J的Datasheet PDF文件第2页浏览型号V29C51004T-70J的Datasheet PDF文件第3页浏览型号V29C51004T-70J的Datasheet PDF文件第4页浏览型号V29C51004T-70J的Datasheet PDF文件第5页浏览型号V29C51004T-70J的Datasheet PDF文件第6页浏览型号V29C51004T-70J的Datasheet PDF文件第7页浏览型号V29C51004T-70J的Datasheet PDF文件第8页浏览型号V29C51004T-70J的Datasheet PDF文件第9页  
MOSEL VITELIC
V29C51004T/V29C51004B
4 MEGABIT (524,288 x 8 BIT)
5 VOLT CMOS FLASH MEMORY
Description
PRELIMINARY
Features
s
s
s
s
s
s
512Kx8-bit Organization
Address Access Time: 70, 90 ns
Single 5V
±
10% Power Supply
Sector Erase Mode Operation
16KB Boot Block (lockable)
1K bytes per Sector, 512 Sectors
– Sector-Erase Cycle Time: 10ms (Max)
– Byte-Write Cycle Time: 20
µ
s (Max)
Minimum 10,000 Erase-Program Cycles
Low power dissipation
– Active Read Current: 20mA (Typ)
– Active Program Current: 30mA (Typ)
– Standby Current: 50
µ
A (Max)
Hardware Data Protection
Low V
CC
Program Inhibit Below 3.5V
Self-timed write/erase operations with end-of-
cycle detection
– DATA Polling
– Toggle Bit
CMOS and TTL Interface
Available in two versions
– V29C51004T (Top Boot Block)
– V29C51004B (Bottom Boot Block)
Packages:
– 32-pin TSOP-I
– 32-pin PLCC
s
s
s
s
s
s
s
The V29C51004T/V29C51004B is a high speed
524,288 x 8 bit CMOS flash memory. Writing or
erasing the device is done with a single 5 Volt
power supply. The device has separate chip enable
CE, write enable WE, and output enable OE
controls to eliminate bus contention.
The V29C51004T/V29C51004B offers a combi-
nation of: Boot Block with Sector Erase/Write
Mode. The end of write/erase cycle is detected by
DATA Polling of I/O
7
or by the Toggle Bit I/O
6
.
The V29C51004T/V29C51004B features a
sector erase operation which allows each sector to
be erased and reprogrammed without affecting
data stored in other sectors. The device also
supports full chip erase.
Boot block architecture enables the device to
boot from a protected sector located either at the
top (V29C51004T) or the bottom (V29C51004B).
All inputs and outputs are CMOS and TTL
compatible.
The V29C51004T/V29C51004B is ideal for
applications that require updatable code and data
storage.
s
Device Usage Chart
Access Time (ns)
Package Outline
Operating
Temperature Range
0
°
C to 70
°
C
T
J
70
90
Temperature
Mark
Blank
V29C51004T/V29C51004B Rev. 1.5 October 2000
1