欢迎访问ic37.com |
会员登录 免费注册
发布采购

V61C518256-15R 参数 Datasheet PDF下载

V61C518256-15R图片预览
型号: V61C518256-15R
PDF下载: 下载PDF文件 查看货源
内容描述: 32K ×8的高速静态RAM [32K X 8 HIGH SPEED STATIC RAM]
分类和应用:
文件页数/大小: 12 页 / 61 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V61C518256-15R的Datasheet PDF文件第2页浏览型号V61C518256-15R的Datasheet PDF文件第3页浏览型号V61C518256-15R的Datasheet PDF文件第4页浏览型号V61C518256-15R的Datasheet PDF文件第5页浏览型号V61C518256-15R的Datasheet PDF文件第6页浏览型号V61C518256-15R的Datasheet PDF文件第7页浏览型号V61C518256-15R的Datasheet PDF文件第8页浏览型号V61C518256-15R的Datasheet PDF文件第9页  
MOSEL VITELIC
V61C518256
32K X 8 HIGH SPEED
STATIC RAM
Description
PRELIMINARY
Features
s
High-speed: 10, 12, 15 ns
s
Low Power Dissipation:
– CMOS Standby: 0.5 mA (Max.)
s
Fully static operation
s
All inputs and outputs directly compatible
s
Three state outputs
s
Ultra low data retention current (V
CC
= 2V)
s
Single 5V
±
10% Power Supply
s
Packages
– 28-pin TSOP (Standard)
– 28-pin 300 mil SOJ
The V61C518256 is a 262,144-bit static random
access memory organized as 32,768 words by 8
bits. It is built with MOSEL VITELIC’s high
performance CMOS process. Inputs and three-
state outputs are TTL compatible and allow for
direct interfacing with common system bus
structures.
Functional Block Diagram
A
0
A
1
A
6
A
10
A
13
A
14
I/O
0
Input
Data
Circuit
I/O
7
A
2
CE
OE
WE
A
5
A
11
A
12
Row
Decoder
512 x 512
Memory Array
V
CC
GND
Column I/O
Column Decoder
Control
Circuit
518256-01
Device Usage Chart
Operating
Temperature
Range
0
°C
to 70
°C
Package Outline
T
N
R
10
Access Time (ns)
12
15
Temperature
Mark
Blank
V61C518256 Rev. 0.3 July 1998
1