欢迎访问ic37.com |
会员登录 免费注册
发布采购

V62C5181024L-70P 参数 Datasheet PDF下载

V62C5181024L-70P图片预览
型号: V62C5181024L-70P
PDF下载: 下载PDF文件 查看货源
内容描述: 128K ×8静态RAM [128K X 8 STATIC RAM]
分类和应用:
文件页数/大小: 12 页 / 63 K
品牌: MOSEL [ MOSEL VITELIC, CORP ]
 浏览型号V62C5181024L-70P的Datasheet PDF文件第2页浏览型号V62C5181024L-70P的Datasheet PDF文件第3页浏览型号V62C5181024L-70P的Datasheet PDF文件第4页浏览型号V62C5181024L-70P的Datasheet PDF文件第5页浏览型号V62C5181024L-70P的Datasheet PDF文件第6页浏览型号V62C5181024L-70P的Datasheet PDF文件第7页浏览型号V62C5181024L-70P的Datasheet PDF文件第8页浏览型号V62C5181024L-70P的Datasheet PDF文件第9页  
MOSEL VITELIC
V62C5181024
128K X 8 STATIC RAM
PRELIMINARY
Features
s
High-speed: 35, 70 ns
s
Ultra low DC operating current of 5mA (max.)
TTL Standby: 5 mA (Max.)
CMOS Standby: 60
µ
A (Max.)
s
Fully static operation
s
All inputs and outputs directly compatible
s
Three state outputs
s
Ultra low data retention current (V
CC
= 2V)
s
Single 5V
±
10% Power Supply
s
Packages
– 32-pin TSOP (Standard)
– 32-pin 600 mil PDIP
– 32-pin 440 mil SOP (525 mil pin-to-pin)
Description
The V62C5181024 is a 1,048,576-bit static
random-access memory organized as 131,072
words by 8 bits. It is built with MOSEL VITELIC’s
high performance CMOS process. Inputs and
three-state outputs are TTL compatible and allow
for direct interfacing with common system bus
structures.
Functional Block Diagram
A
0
Row
Decoder
1024 x 1024
Memory Array
V
CC
GND
A
9
I/O
0
Input
Data
Circuit
I/O
7
A
10
CE
1
CE
2
OE
WE
Column I/O
Column Decoder
A
16
Control
Circuit
5181024 01
Device Usage Chart
Operating
Temperature
Range
0
°
C to 70
°
C
–40
°
C to +85
°
C
Package Outline
T
W
P
Access Time (ns)
35
70
L
Power
LL
Temperature
Mark
Blank
I
V62C5181024 Rev. 2.2 February 2000
1