MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
8 Bit Synchronous Binary
Up Counter
The MC10E/100E016 is a high-speed synchronous, presettable,
cascadable 8-bit binary counter. Architecture and operation are the same
as the MC10H016 in the MECL 10H family, extended to 8-bits, as shown
in the logic symbol.
The counter features internal feedback of TC, gated by the TCLD
(terminal count load) pin. When TCLD is LOW (or left open, in which case
it is pulled LOW by the internal pull-downs), the TC feedback is disabled,
and counting proceeds continuously, with TC going LOW to indicate an
all-one state. When TCLD is HIGH, the TC feedback causes the counter
to automatically reload upon TC = LOW, thus functioning as a
programmable counter. The Qn outputs do not need to be terminated for
the count function to operate properly. To minimize noise and power,
unused Q outputs should be left unterminated.
MC10E016
MC100E016
8-BIT SYNCHRONOUS
BINARY UP COUNTER
•
•
•
•
•
•
•
•
700MHz Min. Count Frequency
1000ps CLK to Q, TC
Internal TC Feedback (Gated)
8-Bit
Fully Synchronous Counting and TC Generation
Asynchronous Master Reset
Extended 100E VEE Range of – 4.2V to – 5.46V
75kΩ Input Pulldown Resistors
FUNCTION TABLE
Pinout: 28-Lead PLCC
(Top View)
PE
25
MR
CLK
26
27
28
1
2
3
4
5
P2
6
P3
7
P4
8
VCCO
9
Q0
10
Q1
11
Q2
CE
24
P7
23
P6
22
P5
21
VCCO
20
TC
19
18
17
16
15
14
13
12
Q7
Q6
VCC
Q5
VCCO
Q4
Q3
CE
X
L
L
H
X
X
PE
L
H
H
H
X
X
TCLD
X
L
H
X
X
X
MR
L
L
L
L
L
H
CLK
Z
Z
Z
Z
ZZ
X
Function
Load Parallel (Pn to Qn)
Continuous Count
Count; Load Parallel on TC = LOW
Hold
Masters Respond, Slaves Hold
Reset (Qn : = LOW, TC : = HIGH)
FN SUFFIX
PLASTIC PACKAGE
CASE 776-02
TCLD
VEE
NC
P0
P1
Z = clock pulse (low to high);
ZZ = clock pulse (high to low)
PIN NAMES
Pin
P0 – P7
Q0 – Q7
CE
PE
MR
CLK
TC
TCLD
Function
Parallel Data (Preset) Inputs
Data Outputs
Count Enable Control Input
Parallel Load Enable Control Input
Master Reset
Clock
Terminal Count Output
TC-Load Control Input
* All VCC and VCCO pins are tied together on the die.
12/93
©
Motorola, Inc. 1996
2–1
REV 2