欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68331CFC16 参数 Datasheet PDF下载

MC68331CFC16图片预览
型号: MC68331CFC16
PDF下载: 下载PDF文件 查看货源
内容描述: 用户手册 [User’s Manual]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 254 页 / 1319 K
品牌: MOTOROLA [ MOTOROLA, INC ]
 浏览型号MC68331CFC16的Datasheet PDF文件第211页浏览型号MC68331CFC16的Datasheet PDF文件第212页浏览型号MC68331CFC16的Datasheet PDF文件第213页浏览型号MC68331CFC16的Datasheet PDF文件第214页浏览型号MC68331CFC16的Datasheet PDF文件第216页浏览型号MC68331CFC16的Datasheet PDF文件第217页浏览型号MC68331CFC16的Datasheet PDF文件第218页浏览型号MC68331CFC16的Datasheet PDF文件第219页  
D.2.7 PACTL
— Pulse Accumulator Control Register
PACNT
— Pulse Accumulator Counter
15
PAIS
RESET:
U
0
0
0
U
0
0
0
0
0
0
0
0
0
14
PAEN
13
PAMOD
12
PEDGE
11
PCLKS
10
I4/O5
9
PACLK
8
7
PACNT
$YFF90C
$YFF90D
0
0
0
PACTL enables the pulse accumulator and selects either event counting or gated
mode. In event counting mode, PACNT is incremented each time an event occurs. In
gated mode, it is incremented by an internal clock.
PAIS — PAI Pin State (Read Only)
PAEN — Pulse Accumulator Enable
0 = Pulse accumulator disabled
1 = Pulse accumulator enabled
PAMOD — Pulse Accumulator Mode
0 = External event counting
1 = Gated time accumulation
PEDGE — Pulse Accumulator Edge Control
The effects of PEDGE and PAMOD are shown in the following table.
PAMOD
0
0
1
1
PEDGE
0
1
0
1
Effect
PAI Falling Edge Increments Counter
PAI Rising Edge Increments Counter
Zero on PAI Inhibits Counting
One on PAI Inhibits Counting
D
PCLKS — PCLK Pin State (Read Only)
I4/O5 — Input Capture 4/Output Compare 5
0 = Output compare 5 enabled
1 = Input capture 4 enabled
PACLK[1:0] — Pulse Accumulator Clock Select (Gated Mode)
PACLK[1:0]
00
01
10
11
Pulse Accumulator Clock Selected
System Clock Divided by 512
Same Clock Used to Increment TCNT
TOF Flag from TCNT
External Clock, PCLK
PACNT — Pulse Accumulator Counter
Eight-bit read/write counter used for external event counting or gated time accumula-
tion.
MC68331
USER’S MANUAL
REGISTER SUMMARY
MOTOROLA
D-7