欢迎访问ic37.com |
会员登录 免费注册
发布采购

MP2120 参数 Datasheet PDF下载

MP2120图片预览
型号: MP2120
PDF下载: 下载PDF文件 查看货源
内容描述: 2.5A , 5.5V同步降压型开关稳压器 [2.5A, 5.5V Synchronous Step-Down Switching Regulator]
分类和应用: 稳压器开关
文件页数/大小: 11 页 / 367 K
品牌: MPS [ MONOLITHIC POWER SYSTEMS ]
 浏览型号MP2120的Datasheet PDF文件第3页浏览型号MP2120的Datasheet PDF文件第4页浏览型号MP2120的Datasheet PDF文件第5页浏览型号MP2120的Datasheet PDF文件第6页浏览型号MP2120的Datasheet PDF文件第7页浏览型号MP2120的Datasheet PDF文件第8页浏览型号MP2120的Datasheet PDF文件第10页浏览型号MP2120的Datasheet PDF文件第11页  
MP2120 – 2.5A, 5.5V SYNCHRONOUS STEP-DOWN CONVERTER
External Schottky Diode
For this part, an external schottky diode is
recommended to be placed close to "SW" and
"GND" pins, especially when the output current is
larger than 2A.
With the external schottky diode, the voltage
spike and negative kick on "SW" pin can be
minimized; moreover, the conversion efficiency
can also be improved a little.
For the external schottky diode selection, it's
noteworthy that the maximum reverse voltage
rating of the external diode should be larger than
the maximum input voltage. As for the current
rating of this diode, 0.5A rating should be
sufficient.
PCB Layout Guide
Top Layer
PCB layout is very important to achieve stable
operation. It is highly recommended to duplicate
EVB layout for optimum performance. If change
is necessary, please follow these guidelines as
follows. Here, the typical application circuit is
taken as an example to illustrate the key layout
rules should be followed.
1) For MP2120, a PCB layout with more than (or)
four layers is recommended.
2) The high current paths (GND, IN and SW)
should be placed very close to the device with
short, direct and wide traces.
3) For MP2120, two input ceramic capacitors (2 x
(10μF~22μF)) are strongly recommended to be
placed on both sides of the MP2120 package
and keep them as close as possible to the “IN”
and “GND” pins. If this placement is not possible,
a ceramic cap (10μF~47μF) must be placed
across PIN7-“IN”and PIN9-“GND” since the
internal V
CC
supply is powered from PIN7, and
good decoupling is needed to avoid any
interference issues.
4) The external feedback resistors shall be
placed next to the FB pin. Keep the FB trace as
short as possible. Don’t place test points on FB
trace if possible.
5) Keep the switching node SW short and away
from the feedback network.
Inner Layer1
Inner Layer2
MP2120 Rev. 0.92
9/7/2011
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2011 MPS. All Rights Reserved.
9