欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS-EVAL4 参数 Datasheet PDF下载

ADS-EVAL4图片预览
型号: ADS-EVAL4
PDF下载: 下载PDF文件 查看货源
内容描述: 12位, 1MHz,低功耗采样A / D转换器 [12-Bit, 1MHz, Low-Power Sampling A/D Converters]
分类和应用: 转换器
文件页数/大小: 6 页 / 157 K
品牌: MURATA-PS [ MURATA POWER SOLUTIONS INC. ]
 浏览型号ADS-EVAL4的Datasheet PDF文件第1页浏览型号ADS-EVAL4的Datasheet PDF文件第2页浏览型号ADS-EVAL4的Datasheet PDF文件第4页浏览型号ADS-EVAL4的Datasheet PDF文件第5页浏览型号ADS-EVAL4的Datasheet PDF文件第6页  
ADS-112
12-Bit, 1MHz, Low-Power Sampling A/D Converters
TECHNICAL NOTES
1. Applications which are unaffected by endpoint errors or remove them through software will
use the typical connections shown in Figure 3. Remove system errors or adjust the small initial
errors of the ADS-112 to zero using the optional external circuitry shown in Figure 4. The
external adjustment circuit has no effect on the throughput rate.
2. For best performance, always connect the analog and digital ground pins to a ground plane
beneath the converter. The analog and digital grounds are not connected to each other inter-
nally.
3. Bypass the analog and digital supplies and the +10V reference (pin 21) to ground with 4.7μF,
25V tantalum electrolytic capacitors in parallel with 0.1μF ceramic capacitors. Bypass the +10V
reference (pin 21) to analog ground (pin 23).
4. Obtain straight binary/offset binary output coding by tying COMP BIN (pin 18) to +5V or leaving
it open. The device has an internal pull-up resistor on this pin. To obtain complementary binary
or complementary offset binary output coding, tie pin 18 to ground. The pin 18 signal is compat-
ible with CMOS/TTL logic levels for those users desiring dynamic control of this function.
5. To enable the three-state outputs, connect ENABLE (pin 17) to a logic "0" (low). To disable,
connect pin 17 to a logic "1" (high).
6. Do not change the status of pin 18 when EOC is high.
7. Re-initiating the START CONVERT (pin 16) while EOC is a logic "1" (high) will result in a new
conversion sequence.
TIMING
Figure 2 shows the relationship between the various input signals. The timing shown applies
over the operating temperature range and over the operating power supply range. These times
are guaranteed by design.
N
START
CONVERT
150ns, ±25ns
N+1
10ns min.
20ns max.
INTERNAL S/H
Hold
Acquisition Time
250ns
20ns max.
EOC
Conversion Time
600ns max.
60ns max.
35ns max.
OUTPUT
DATA
DATA N-1 VALID
800ns min.
INVALID
DATA
200ns max.
DATA N VALID
INVALID
DATA
Note: Scale is approximately 50ns per division.
Figure 2. ADS-112 Timing Diagram
www.murata-ps.com
Technical enquiries
email: sales@murata-ps.com, tel:
+1 508 339 3000
MDA_ADS-112.B01
Page 3 of 6