欢迎访问ic37.com |
会员登录 免费注册
发布采购

MU9C8328A-RDI 参数 Datasheet PDF下载

MU9C8328A-RDI图片预览
型号: MU9C8328A-RDI
PDF下载: 下载PDF文件 查看货源
内容描述: 以太网接口 [Ethernet Interface]
分类和应用: 以太网
文件页数/大小: 16 页 / 93 K
品牌: MUSIC [ MUSIC SEMICONDUCTORS ]
 浏览型号MU9C8328A-RDI的Datasheet PDF文件第2页浏览型号MU9C8328A-RDI的Datasheet PDF文件第3页浏览型号MU9C8328A-RDI的Datasheet PDF文件第4页浏览型号MU9C8328A-RDI的Datasheet PDF文件第5页浏览型号MU9C8328A-RDI的Datasheet PDF文件第6页浏览型号MU9C8328A-RDI的Datasheet PDF文件第7页浏览型号MU9C8328A-RDI的Datasheet PDF文件第8页浏览型号MU9C8328A-RDI的Datasheet PDF文件第9页  
Preliminary Data Sheet
MU9C8328A Ethernet Interface
APPLICATION BENEFITS
GENERAL DESCRIPTION
The MU9C8328A speeds up bridging operations using
Ethernet controller chips with serial NRZ data outputs,
such as AMD’s MACE™, National’s SONIC™, and
Motorola’s QUICC™ controllers, by parsing the Ethernet
frame independently of the Ethernet controller device, and
notifying it whether to accept or reject the incoming frame.
The MU9C8328A supports both positive and negative
filtering on the Destination address and learning of new
Source addresses, by efficiently controlling the compare
activities of the MUSIC LANCAM Family. Filtering and
learning routines are user configurable. These routines
are automatically invoked by the internal state machine
based on the contents of the incoming frame and the
configuration settings. For aging and other housekeeping
routines, the MU9C8328A provides the proper
sequencing and timing of LANCAM accesses for an
external processor.
The MU9C8328A receives serial NRZ data from the
Ethernet controller chip, finds the Start delimiter, and loads
the DA and SA into registers. The DA is sent to the
LANCAM for filtering and, depending on the filter action
DQ(15-0)
Ø
Single port 10 MHz Ethernet address parsing,
filtering, and learning at wire speed
Ø
Glue-free interface between the MUSIC LANCAM
®
Family and AMD, National, Motorola, or similar
Ethernet Controllers having an NRZ serial data port
Ø
Selectable filtering and learning decisions on DA
and SA compares
Ø
Supports aging with built-in LRU purge routine
Ø
Supports cascaded MUSIC LANCAM series for
long station lists
Ø
Host processor port for LANCAM initialization and
housekeeping activities
Ø
Supports system clock rates from 20 MHz to
33 MHz
Ø
Compatible with MU9C8328
Ø
100-pin PQFP package
Ø
5 Volt operation
/CM
/EC
LA N CA M INTER FAC E
/CS
/AS
SE R CL K
SE R DAT
/NET R DY
/REJ ECT
N ET W O R K
INT ER FA C E
STA TE
M A C HINE
4
/FF
/W
/MF
/E
/WE
A(3-0)
D(15-0)
R EA D Y
/INT
C O NT R O L
STAT U S
O P -C O D E
ASS O C IATE D DATA
SY S C L K
/RESE T
P R O C ESS O R
INT ER FA C E
Block Diagram
MUSIC Semiconductors, the MUSIC logo, the phrase “MUSIC Semiconductors”, and LANCAM are registered trademarks of MUSIC
Semiconductors. All other trademarks are registered by their respective owners. MUSIC is a trademark of MUSIC Semiconductors.
24 June 1999 Rev. 0.8 Draft
Note: This document version has not completed MUSIC’s internal approval process, therefore it should be
rechecked with a released version or with factory personnel.