欢迎访问ic37.com |
会员登录 免费注册
发布采购

UPD720130GC-9EU 参数 Datasheet PDF下载

UPD720130GC-9EU图片预览
型号: UPD720130GC-9EU
PDF下载: 下载PDF文件 查看货源
内容描述: USB2.0转IDE桥接 [USB2.0 to IDE Bridge]
分类和应用: 外围集成电路时钟
文件页数/大小: 44 页 / 310 K
品牌: NEC [ NEC ]
 浏览型号UPD720130GC-9EU的Datasheet PDF文件第2页浏览型号UPD720130GC-9EU的Datasheet PDF文件第3页浏览型号UPD720130GC-9EU的Datasheet PDF文件第4页浏览型号UPD720130GC-9EU的Datasheet PDF文件第5页浏览型号UPD720130GC-9EU的Datasheet PDF文件第6页浏览型号UPD720130GC-9EU的Datasheet PDF文件第7页浏览型号UPD720130GC-9EU的Datasheet PDF文件第8页浏览型号UPD720130GC-9EU的Datasheet PDF文件第9页  
DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD720130
USB2.0 to IDE Bridge
The
µ
PD720130 is designed to perform a bridge between USB 2.0 and ATA/ATAPI. The
µ
PD720130 complies
with the Universal Serial Bus Specification Revision 2.0 full-/high-speed signaling and works up to 480 Mbps. The
µ
PD720130 is integrated CISC processor, ATA/ATAPI controller, endpoint controller (EPC), serial interface engine
(SIE), and USB2.0 transceiver into a single chip.
The USB2.0 protocol and class specific protocol (bulk only
protocol) are handled by USB2.0 transceiver, SIE, and EPC. And the transport layer is performed by V30MZ CISC
processor which is in the
µ
PD720130. The software to control the
µ
PD720130 is located in an embedded ROM. In
the future, the
µ
PD720130 will be released to support external Flash Memory / EEPROM™ option to update function
by firmware.
Detailed function descriptions are provided in the following user’s manual. Be sure to read the manual before designing.
µ
PD720130 User’s Manual: S16412E
FEATURES
• Compliant with Universal Serial Bus Specification Revision 2.0 (Data Rate 12/480 Mbps)
• Compliant with ATA/ATAPI-6 (LBA48, PIO Mode 0-4, Multi Word DMA Mode 0-2, Ultra DMA Mode 0-4)
• USB2.0 high-speed bus powered device capability
• Certified by USB implementers forum and granted with USB 2.0 high-speed Logo (TID :40320125)
• One USB2.0 high-speed transceiver / receiver with full-speed transceiver / receiver
• USB2.0 High-speed or Full-speed packet protocol sequencer (Serial Interface Engine)
• Automatic chirp assertion and full-/high-speed mode change
• USB Reset, Suspend and Resume signaling detection
• Supports power control functionality for IDE device as CD-ROM and HDD
• Supports set feature (TEST_MODE) functionality
• System Clock is generated by 30 MHz X’tal
• 2.5 V and 3.3 V power supply
ORDERING INFORMATION
Part Number
Package
100-pin plastic TQFP (fine pitch) (14
×
14)
100-pin plastic TQFP (fine pitch) (14
×
14)
µ
PD720130GC-9EU
µ
PD720130GC-9EU-SIN
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. S16302EJ3V0DS00 (3rd edition)
Date Published June 2003 NS CP (K)
Printed in Japan
The mark
shows major revised points.
2002