SM8211M
NIPPON PRECISION CIRCUITS INC.
POCSAG Decoder For Pagers
OVERVIEW
The SM8211M is a POCSAG-standard (Post Office
Code Standardization Advisory Group) signal pro-
cessor LSI, which conforms to CCIR recommenda-
tion 584 concerning standard international wireless
calling codes.
The SM8211M supports call messages in either tone,
numerical or character outputs at signal speeds of
512 bps or 1200 bps using a 76.8 kHz system clock,
or 2400 bps using a double-speed 153.6 kHz system
clock. Note that output timing values for 2400 bps
mode operation are not shown in this datasheet, but
can be obtained by halving the values for 1200 bps
mode operation.
CMOS structure and low-voltage operation realize
low power dissipation, plus an intermittent-duty
receive method (battery-saving function) reduces
battery consumption.
The SM8211M is available in 20-pin SSOPs.
s
s
s
s
Built-in input signal filter, with filter ON/OFF and
4 selectable filter characteristics
1.2 to 3.5 V (76.8 kHz system clock) or 2.0 to 3.5
V (153.6 kHz system clock) operating supply volt-
age
Molybdenum-gate CMOS process realizes low
power dissipation
20-pin SSOP
PINOUT
XVDD
BS1
BS2
BS3
VDD
TEST1
TEST2
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
XTN
XT
SYN-VAL
RX-CLK
ADD-DET
VSS
SIG-IN
BACKUP
RX-DATA
RST
SM8211M
FEATURES
s
s
s
s
TX-CLK
TX-DATA
BREAK
s
s
4 4
0.68 0.12
s
s
s
s
s
s
NIPPON PRECISION CIRCUITS—1
0.15
−
0.10
+ 0.05
0.30 0.15
1.80 0.05
0.60 0.15
s
Conforms to POCSAG standard for pagers
512 or 1200 bps signal speed
Supports tone, numeric or character call messages
Battery-saving function for low battery consump-
tion
BS1 (RF control main output signal) and BS3
(PLL setup signal) 60-step setup time setting—for
BS3, 50.8 ms (max) at 1200 bps and 119.1 ms
(max) at 512 bps
Note that (BS3 setup time)
−
(BS1 setup time)
should be set to
≥
2.
BS2 (RF DC-level adjustment signal) before/dur-
ing reception selectable adjustment timing
6 addresses
×
4 sub-addresses (total of 24
addresses)
1-bit and 2-bit burst error auto-correction function
(messages only)
25 to 75% duty factor signal coverage (during pre-
amble detection)
8 rate error detection condition settings
8 receive mode settings
76.8 or 153.6 kHz system clock (crystal oscillator
or external clock input)
Built-in oscillator capacitor
PACKAGE DIMENSIONS
7.40max
7.20 0.05
0.20 0.05
1.50
2.35
0.65 0.12
5.30 0.05
7.90 0.20
1.30 0.10
NPC [ NIPPON PRECISION CIRCUITS INC ]
