欢迎访问ic37.com |
会员登录 免费注册
发布采购

SM8212B 参数 Datasheet PDF下载

SM8212B图片预览
型号: SM8212B
PDF下载: 下载PDF文件 查看货源
内容描述: POCSAG解码器,多帧寻呼机 [POCSAG Decoder For Multiframe Pagers]
分类和应用: 解码器
文件页数/大小: 32 页 / 165 K
品牌: NPC [ NIPPON PRECISION CIRCUITS INC ]
 浏览型号SM8212B的Datasheet PDF文件第2页浏览型号SM8212B的Datasheet PDF文件第3页浏览型号SM8212B的Datasheet PDF文件第4页浏览型号SM8212B的Datasheet PDF文件第5页浏览型号SM8212B的Datasheet PDF文件第6页浏览型号SM8212B的Datasheet PDF文件第7页浏览型号SM8212B的Datasheet PDF文件第8页浏览型号SM8212B的Datasheet PDF文件第9页  
SM8212B
NIPPON PRECISION CIRCUITS INC.
POCSAG Decoder For Multiframe Pagers
- BS2 (RF DC-level adjustment signal) before/during
reception selectable adjustment timing
- 1-bit and 2-bit burst error auto-correction function
- 25 to 75% duty factor signal coverage
- 8 rate error detection condition settings
- 76.8 kHz system clock (crystal oscillator)
- 76.8 or 38.4 kHz clock output pin
- Built-in oscillator capacitor and feedback resistor
- 2.0 to 3.5 V operating supply voltage
- Molybdenum-gate CMOS process realizes low power
dissipation
- 16-pin SSOP
OVERVIEW
The SM8212B is a POCSAG-standard (Post Office Code
Standardization Advisory Group) signal processor LSI,
which conforms to CCIR recommendation 584 concern-
ing standard international wireless calling codes.
The SM8212B supports call messages in either tone,
numerical or character outputs at signal speeds of 512,
1200 or 2400 bps. The signal input stage features a built-in
filter.
Each of the addresses (max. 8) can be assigned to any
frame, which also makes the device configurable for many
additional services. Each address can be independently set
ON/OFF.
Furthermore, built-in buffer memory means decoded
information can be fetched in sync with the microcon-
troller clock, thereby reducing the microcontroller CPU
time required.
Intermittent-duty method (battery saving (BS) method)
control signals, compatible with PLL operation, and
Molybdenum-gate CMOS structure makes possible the
construction of low-voltage operation, low power dissipa-
tion systems.
The SM8212B is available in 16-pin SSOPs.
PINOUTS
(16-pin SSOP)
BS1
BS2
BS3
SIGNAL
XVSS
XT
XTN
VSS
1
16
VDD
ATTN
SDI
SDO
SCK
AREA
RSTN
CLKO
8212BM
8
9
FEATURES
- Conforms to POCSAG standard for pagers
- 512, 1200 or 2400 bps signal speed
- Multiframe compatible (each address individually
controllable)
- 8 addresses
×
4 sub-address (total of 32 addresses)
control
- Built-in buffer memory
- Supports tone, numeric or character call messages
- Built-in input signal filter, with filter ON/OFF and 4
selectable filter characteristics
- PLL-compatible battery saving method (BS1, BS2,
BS3 outputs)
- BS1 (RF control main output signal) 61-step setup
time setting
- BS3 (PLL setup signal) 61-step setup time setting
PACKAGE DIMENSIONS
16-pin SSOP (SM8212BM)
(Unit: mm)
4.4 0.2
6.2 0.3
0.6TYP
6.8 0.3
0.15
- 0.05
+ 0.10
0.05 0.05
1.5 0.1
0.36 0.1
0.8
0 10
0.4 0.2
NIPPON PRECISION CIRCUITS-1