100315 Low-Skew Quad Clock Driver
August 1998
100315
Low-Skew Quad Clock Driver
General Description
The 100315 contains four low skew differential drivers, de-
signed for generation of multiple, minimum skew differential
clocks from a single differential input. This device also has
the capability to select a secondary single-ended clock
source for use in lower frequency system level testing. The
100315 is a 300 Series redesign of the 100115 clock driver.
n
n
n
n
n
Differential inputs and outputs
Secondary clock available for system level testing
2000V ESD protection
Voltage compensated operating range: −4.2V to −5.7V
Standard Microcircuit Drawing
(SMD) 5962-9469601
Features
n
Low output to output skew (≤50 ps)
Logic Diagram
DS100319-1
Connection Diagram
Flatpak
Pin Names
CLKIN, CLKIN
CLK
1–4
, CLK
1–4
TCLK
CLKSEL
Description
Differential Clock Inputs
Differential Clock Outputs
Test Clock Input (Note 1)
Clock Input Select (Note 1)
Note 1:
TCLK and CLKSEL are single-ended inputs, with internal 50 kΩ pull-
down resistors.
DS100319-2
Truth Table
CLKSEL
L
L
H
H
CLKIN
L
H
X
X
CLKIN
H
L
X
X
TCLK
X
X
L
H
CLK
N
L
H
L
H
CLK
N
H
L
H
L
L = Low Voltage Level
H = High Voltage Level
X = Don’t Care
© 1998 National Semiconductor Corporation
DS100319
www.national.com
NSC [ NATIONAL SEMICONDUCTOR ]
