欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS26LS32CM 参数 Datasheet PDF下载

DS26LS32CM图片预览
型号: DS26LS32CM
PDF下载: 下载PDF文件 查看货源
内容描述: 四路差动线路接收器 [Quad Differential Line Receivers]
分类和应用: 接口集成电路光电二极管PC
文件页数/大小: 6 页 / 143 K
品牌: NSC [ NATIONAL SEMICONDUCTOR ]
 浏览型号DS26LS32CM的Datasheet PDF文件第2页浏览型号DS26LS32CM的Datasheet PDF文件第3页浏览型号DS26LS32CM的Datasheet PDF文件第4页浏览型号DS26LS32CM的Datasheet PDF文件第5页浏览型号DS26LS32CM的Datasheet PDF文件第6页  
DS26LS32C DS26LS32M DS26LS32AC DS26LS33C DS26LS33M DS26LS33AC
Quad Differential Line Receivers
January 1996
DS26LS32C DS26LS32M DS26LS32AC DS26LS33C
DS26LS33M DS26LS33AC Quad Differential Line
Receivers
General Description
The DS26LS32 and DS26LS32A are quad differential line
receivers designed to meet the RS-422 RS-423 and Feder-
al Standards 1020 and 1030 for balanced and unbalanced
digital data transmission
The DS26LS32 and DS26LS32A have an input sensitivity of
200 mV over the input voltage range of
g
7V and the
DS26LS33 and DS26LS33A have an input sensitivity of
500 mV over the input voltage range of
g
15V
Both the DS26LS32A and DS26LS33A differ in function
from the popular DS26LS32 and DS26LS33 in that input
pull-up and pull-down resistors are included which prevent
output oscillation on unused channels
Each version provides an enable and disable function com-
mon to all four receivers and features TRI-STATE outputs
with 8 mA sink capability Constructed using low power
Schottky processing these devices are available over the
full military and commerical operating temperature ranges
Features
Y
Y
Y
Y
Y
Y
Y
High differential or common-mode input voltage ranges
of
g
7V on the DS26LS32 and DS26LS32A and
g
15V
on the DS26LS33 and DS26LS33A
g
0 2V sensitivity over the input voltage range on the
DS26LS32 and DS26LS32A
g
0 5V sensitivity on the
DS26LS33 and DS26LS33A
DS26LS32 and DS26LS32A meet all requirements of
RS-422 and RS-423
6k minimum input impedance
100 mV input hysteresis on the DS26LS32 and
DS26LS32A
200 mV on the DS26LS33 and
DS26LS33A
Operation from a single 5V supply
TRI-STATE outputs with choice of complementary out-
put enables for receiving directly onto a data bus
Logic Diagram
TL F 5255 – 1
Connection Diagram
Dual-In-Line Package
Truth Table
ENABLE
0
See
Note Below
HI-Z
e
TRI-STATE
Note Input conditions may be any combination not defined for ENABLE
and ENABLE
ENABLE
1
Input
X
V
ID
t
V
TH
(Max)
V
ID
s
V
TH
(Min)
Output
Hi-Z
1
0
TL F 5255 – 2
Top View
Order Number DS26LS32CM DS26LS32CN
DS26LS32MJ DS26LS32ACM DS26LS32ACN
DS26LS33CN DS26LS33MJ or DS26LS33ACN
See NS Package Number J16A M16A or N16A
For Complete Military 883 Specifications
See RETS Data Sheet
Order Number DS26LS32MJ 883 DS26LS32MW 883
DS26LS33MJ 883 DS26LS33MW 883
See NS Package Number J16A or W16A
TRI-STATE is a registered trademark of National Semiconductor Corporation
C
1996 National Semiconductor Corporation
TL F 5255
RRD-B30M36 Printed in U S A
http
www national com