欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS92LV090ATVEH 参数 Datasheet PDF下载

DS92LV090ATVEH图片预览
型号: DS92LV090ATVEH
PDF下载: 下载PDF文件 查看货源
内容描述: 9频道总线LVDS收发器 [9 Channel Bus LVDS Transceiver]
分类和应用:
文件页数/大小: 12 页 / 291 K
品牌: NSC [ NATIONAL SEMICONDUCTOR ]
 浏览型号DS92LV090ATVEH的Datasheet PDF文件第2页浏览型号DS92LV090ATVEH的Datasheet PDF文件第3页浏览型号DS92LV090ATVEH的Datasheet PDF文件第4页浏览型号DS92LV090ATVEH的Datasheet PDF文件第5页浏览型号DS92LV090ATVEH的Datasheet PDF文件第6页浏览型号DS92LV090ATVEH的Datasheet PDF文件第7页浏览型号DS92LV090ATVEH的Datasheet PDF文件第8页浏览型号DS92LV090ATVEH的Datasheet PDF文件第9页  
DS92LV090A 9 Channel Bus LVDS Transceiver
December 14, 2007
DS92LV090A
9 Channel Bus LVDS Transceiver
General Description
The DS92LV090A is one in a series of Bus LVDS transceivers
designed specifically for the high speed, low power propri-
etary backplane or cable interfaces. The device operates from
a single 3.3V power supply and includes nine differential line
drivers and nine receivers. To minimize bus loading, the driver
outputs and receiver inputs are internally connected. The
separate I/O of the logic side allows for loop back support.
The device also features a flow through pin out which allows
easy PCB routing for short stubs between its pins and the
connector.
The driver translates 3V TTL levels (single-ended) to differ-
ential Bus LVDS (BLVDS) output levels. This allows for high
speed operation, while consuming minimal power with re-
duced EMI. In addition, the differential signaling provides
common mode noise rejection of ±1V.
The receiver threshold is less than ±100 mV over a ±1V com-
mon mode range and translates the differential Bus LVDS to
standard (TTL/CMOS) levels. (See Applications Information
Section for more details.)
Features
Bus LVDS Signaling
3.2 nanosecond propagation delay max
Chip to Chip skew ±800ps
Low power CMOS design
High Signaling Rate Capability (above 100 Mbps)
0.1V to 2.3V Common Mode Range for V
ID
= 200mV
±100 mV Receiver Sensitivity
Supports open and terminated failsafe on port pins
3.3V operation
Glitch free power up/down (Driver & Receiver disabled)
Light Bus Loading (5 pF typical) per Bus LVDS load
Designed for Double Termination Applications
Balanced Output Impedance
Product offered in 64 pin TQFP package
High impedance Bus pins on power off (V
CC
= 0V)
Driver Channel to Channel skew (same device) 230ps
typical
Receiver Channel to Channel skew (same device) 370ps
typical
Simplified Functional Diagram
10011101
TRI-STATE
®
is a registered trademark of National Semiconductor Corporation.
© 2007 National Semiconductor Corporation
100111
www.national.com