欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P10-AVMN3P/X 参数 Datasheet PDF下载

M25P10-AVMN3P/X图片预览
型号: M25P10-AVMN3P/X
PDF下载: 下载PDF文件 查看货源
内容描述: 1兆位,串行闪存, 50MHz的SPI总线接口 [1 Mbit, serial Flash memory, 50 MHz SPI bus interface]
分类和应用: 闪存存储内存集成电路光电二极管时钟
文件页数/大小: 51 页 / 989 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25P10-AVMN3P/X的Datasheet PDF文件第14页浏览型号M25P10-AVMN3P/X的Datasheet PDF文件第15页浏览型号M25P10-AVMN3P/X的Datasheet PDF文件第16页浏览型号M25P10-AVMN3P/X的Datasheet PDF文件第17页浏览型号M25P10-AVMN3P/X的Datasheet PDF文件第19页浏览型号M25P10-AVMN3P/X的Datasheet PDF文件第20页浏览型号M25P10-AVMN3P/X的Datasheet PDF文件第21页浏览型号M25P10-AVMN3P/X的Datasheet PDF文件第22页  
Instructions
M25P10-A
6.2
Write Disable (WRDI)
The Write Disable (WRDI) instruction (Figure
8)
resets the Write Enable Latch (WEL) bit.
The Write Disable (WRDI) instruction is entered by driving Chip Select (S) Low, sending the
instruction code, and then driving Chip Select (S) High.
The Write Enable Latch (WEL) bit is reset under the following conditions:
Power-up
Write Disable (WRDI) instruction completion
Write Status Register (WRSR) instruction completion
Page Program (PP) instruction completion
Sector Erase (SE) instruction completion
Bulk Erase (BE) instruction completion
Write Disable (WRDI) instruction sequence
S
0
C
Instruction
D
High Impedance
Q
AI03750D
Figure 8.
1
2
3
4
5
6
7
18/51