欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P80-VMP6TG 参数 Datasheet PDF下载

M25P80-VMP6TG图片预览
型号: M25P80-VMP6TG
PDF下载: 下载PDF文件 查看货源
内容描述: 8兆位,低电压,串行闪存与75 MHz的SPI总线接口 [8 Mbit, low voltage, serial Flash memory with 75 MHz SPI bus interface]
分类和应用: 闪存存储内存集成电路时钟
文件页数/大小: 52 页 / 995 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25P80-VMP6TG的Datasheet PDF文件第36页浏览型号M25P80-VMP6TG的Datasheet PDF文件第37页浏览型号M25P80-VMP6TG的Datasheet PDF文件第38页浏览型号M25P80-VMP6TG的Datasheet PDF文件第39页浏览型号M25P80-VMP6TG的Datasheet PDF文件第41页浏览型号M25P80-VMP6TG的Datasheet PDF文件第42页浏览型号M25P80-VMP6TG的Datasheet PDF文件第43页浏览型号M25P80-VMP6TG的Datasheet PDF文件第44页  
DC and AC parameters
Table 15.
AC characteristics (75 MHz operation, Grade 6)
M25P80
75 MHz available only for products made in T9HX technology, identified with Process digit “4”
(1)
Test conditions specified in
and
Symbol
Alt.
Parameter
Clock frequency for the following instructions:
FAST_READ, PP, SE, BE, DP, RES, WREN, WRDI,
RDID, RDSR, WRSR
Clock frequency for READ instructions
t
CLH
t
CLL
Clock High time
Clock Low time
Clock Rise time
(5)
(peak to peak)
Clock Fall time
(4)
(peak to peak)
t
CSS
S active setup time (relative to C)
S not active hold time (relative to C)
t
DSU
t
DH
Data In setup time
Data In hold time
S active hold time (relative to C)
S not active setup time (relative to C)
t
CSH
t
DIS
t
V
t
HO
S deselect time
Output disable time
Clock Low to Output Valid
Output hold time
HOLD setup time (relative to C)
HOLD hold time (relative to C)
HOLD setup time (relative to C)
HOLD hold time (relative to C)
t
LZ
t
HZ
HOLD to Output Low-Z
HOLD to Output High-Z
Write Protect setup time
Write Protect hold time
S High to Deep Power-down mode
S High to Standby mode without Electronic Signature
Read
S High to Standby mode with Electronic Signature
Read
Write Status Register cycle time
1.3
20
100
3
3
1.8
15
0
5
5
5
5
9
9
Min.
Typ.
(2)
Max.
Unit
f
C
f
R
t
CH(3)
t
CL(3)
t
CLCH(4)
t
CHCL(4)
t
SLCH
t
CHSL
t
DVCH
t
CHDX
t
CHSH
t
SHCH
t
SHSL
t
SHQZ(4)
t
CLQV
t
CLQX
t
HLCH
t
CHHH
t
HHCH
t
CHHL
t
HHQX(4)
t
HLQZ(4)
t
WHSL(6)
t
SHWL(6)
t
DP(4)
t
RES1(4)
t
RES2(4)
t
W
f
C
D.C.
D.C.
11
11
0.1
0.1
5
5
2
5
5
5
100
75
33
MHz
MHz
ns
ns
V/ns
V/ns
ns
ns
ns
ns
ns
ns
ns
9
9
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
μs
μs
μs
ms
40/52