欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PX64 参数 Datasheet PDF下载

M25PX64图片预览
型号: M25PX64
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆位,双I / O , 4 KB的界别分组擦除,串行闪存与75 MHz的SPI总线接口 [64-Mbit, dual I/O, 4-Kbyte subsector erase, serial flash memory with 75 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 66 页 / 1330 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PX64的Datasheet PDF文件第50页浏览型号M25PX64的Datasheet PDF文件第51页浏览型号M25PX64的Datasheet PDF文件第52页浏览型号M25PX64的Datasheet PDF文件第53页浏览型号M25PX64的Datasheet PDF文件第55页浏览型号M25PX64的Datasheet PDF文件第56页浏览型号M25PX64的Datasheet PDF文件第57页浏览型号M25PX64的Datasheet PDF文件第58页  
Initial delivery state
Figure 28. Power-up timing
VCC
VCC(max)
Program, erase and write commands are rejected by the device
Chip selection not allowed
VCC(min)
Reset state
of the
device
VWI
tPUW
tVSL
Read access allowed
M25PX64
Device fully
accessible
time
AI04009C
Table 11.
Symbol
t
VSL(1)
t
PUW(1)
V
WI(1)
Power-up timing and V
WI
threshold
Parameter
V
CC
(min) to S Low
Time delay to write instruction
Write inhibit voltage
Min
30
1
1.5
10
2.5
Max
Unit
µs
ms
V
1. These parameters are characterized only.
8
Initial delivery state
The device is delivered with the memory array erased: all bits are set to ‘1’ (each byte
contains FFh). The status register contains 00h (all status register bits are 0).
54/66