欢迎访问ic37.com |
会员登录 免费注册
发布采购

M28W320FCT70N6E 参数 Datasheet PDF下载

M28W320FCT70N6E图片预览
型号: M28W320FCT70N6E
PDF下载: 下载PDF文件 查看货源
内容描述: 32兆位(2MB X16 ,引导块) 3V供应闪存 [32 Mbit (2Mb x16, Boot Block) 3V Supply Flash Memory]
分类和应用: 闪存内存集成电路光电二极管
文件页数/大小: 69 页 / 1276 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M28W320FCT70N6E的Datasheet PDF文件第50页浏览型号M28W320FCT70N6E的Datasheet PDF文件第51页浏览型号M28W320FCT70N6E的Datasheet PDF文件第52页浏览型号M28W320FCT70N6E的Datasheet PDF文件第53页浏览型号M28W320FCT70N6E的Datasheet PDF文件第55页浏览型号M28W320FCT70N6E的Datasheet PDF文件第56页浏览型号M28W320FCT70N6E的Datasheet PDF文件第57页浏览型号M28W320FCT70N6E的Datasheet PDF文件第58页  
Common Flash Interface (CFI)
Table 30.
Offset
P = 35h
(1)
(P+0)h = 35h
(P+1)h = 36h
(P+2)h = 37h
(P+3)h = 38h
(P+4)h = 39h
(P+5)h = 3Ah
(P+6)h = 3Bh
(P+7)h = 3Ch
M28W320FCT, M28W320FCB
Primary Algorithm-Specific Extended Query Table
Data
0050h
0052h
0049h
0031h
0030h
0066h
0000h
0000h
Major version number, ASCII
Minor version number, ASCII
Extended Query table contents for Primary Algorithm. Address (P+5)h
contains less significant byte.
bit 0Chip Erase supported(1 = Yes, 0 = No)
bit 1Suspend Erase supported(1 = Yes, 0 = No)
bit 2Suspend Program supported(1 = Yes, 0 = No)
bit 3Legacy Lock/Unlock supported(1 = Yes, 0 = No)
bit 4Queued Erase supported(1 = Yes, 0 = No)
bit 5Instant individual block locking supported(1 = Yes, 0 = No)
bit 6Protection bits supported(1 = Yes, 0 = No)
bit 7Page mode read supported(1 = Yes, 0 = No)
bit 8Synchronous read supported(1 = Yes, 0 = No)
bit 31 to 9Reserved; undefined bits are ‘0’
Supported Functions after Suspend
Read Array, Read Status Register and CFI Query are always supported
during Erase or Program operation
bit 0Program supported after Erase Suspend (1 = Yes, 0 = No)
bit 7 to 1Reserved; undefined bits are ‘0’
Block Lock Status
Defines which bits in the Block Status Register section of the Query are
implemented.
Address (P+A)h contains less significant byte
bit 0Block Lock Status Register Lock/Unlock bit active(1 = Yes, 0 = No)
bit 1Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No)
bit 15 to 2Reserved for future use; undefined bits are ‘0’
V
DD
Logic Supply Optimum Program/Erase voltage (highest performance)
bit 7 to 4HEX value in volts
bit 3 to 0BCD value in 100 mV
V
PP
Supply Optimum Program/Erase voltage
bit 7 to 4HEX value in volts
bit 3 to 0BCD value in 100 mV
Number of Protection register fields in JEDEC ID space.
"00h," indicates that 256 protection bytes are available
Primary Algorithm extended Query table unique ASCII string “PRI”
Description
Value
"P"
"R"
"I"
"1"
"0"
(P+8)h = 3Dh
0000h
No
Yes
Yes
No
No
Yes
Yes
No
No
(P+9)h = 3Eh
0001h
Yes
(P+A)h = 3Fh
0003h
(P+B)h = 40h
0000h
Yes
Yes
(P+C)h = 41h
0030h
3V
(P+D)h = 42h
00C0h
12V
(P+E)h = 43h
0001h
01
54/69