欢迎访问ic37.com |
会员登录 免费注册
发布采购

M29W320EB90ZE6 参数 Datasheet PDF下载

M29W320EB90ZE6图片预览
型号: M29W320EB90ZE6
PDF下载: 下载PDF文件 查看货源
内容描述: 32兆位( 4Mbx8或2Mbx16 ,统一参数块,引导块) 3V供应闪存 [32 Mbit (4Mbx8 or 2Mbx16, Uniform Parameter Blocks, Boot Block) 3V supply Flash memory]
分类和应用: 闪存
文件页数/大小: 63 页 / 1191 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M29W320EB90ZE6的Datasheet PDF文件第10页浏览型号M29W320EB90ZE6的Datasheet PDF文件第11页浏览型号M29W320EB90ZE6的Datasheet PDF文件第12页浏览型号M29W320EB90ZE6的Datasheet PDF文件第13页浏览型号M29W320EB90ZE6的Datasheet PDF文件第15页浏览型号M29W320EB90ZE6的Datasheet PDF文件第16页浏览型号M29W320EB90ZE6的Datasheet PDF文件第17页浏览型号M29W320EB90ZE6的Datasheet PDF文件第18页  
Signal descriptions
M29W320ET, M29W320EB
2.7
Write Enable (W)
The Write Enable, W, controls the Bus Write operation of the memory’s Command interface.
2.8
V
PP/
Write Protect (V
PP
/WP)
The V
PP
/Write Protect pin provides two functions. The V
PP
function allows the memory to
use an external high voltage power supply to reduce the time required for Program
operations. This is achieved by bypassing the unlock cycles and/or using the Double word or
Quadruple byte Program commands.
The Write Protect function provides a hardware method of protecting the two outermost boot
blocks. When V
PP
/Write Protect is Low, V
IL
, the memory protects the two outermost boot
blocks; Program and Erase operations in these blocks are ignored while V
PP
/Write Protect is
Low, even when RP is at V
ID
.
When V
PP
/Write Protect is High, V
IH
, the memory reverts to the previous protection status
of the two outermost boot blocks. Program and Erase operations can now modify the data
in these blocks unless the blocks are protected using Block Protection.
When V
PP
/Write Protect is raised to V
PP
the memory automatically enters the Unlock
Bypass mode. When V
PP
/Write Protect returns to V
IH
or V
IL
normal operation resumes.
During Unlock Bypass Program operations the memory draws I
PP
from the pin to supply the
programming circuits. See the description of the Unlock Bypass command in the Command
interface section. The transitions from V
IH
to V
PP
and from V
PP
to V
IH
must be slower than
t
VHVPP
, see
Never raise V
PP
/Write Protect to V
PP
from any mode except Read mode, otherwise the
memory may be left in an indeterminate state.
The V
PP
/Write Protect pin must not be left floating or unconnected or the device may
become unreliable. A 0.1µF capacitor should be connected between the V
PP
/Write Protect
pin and the V
SS
Ground pin to decouple the current surges from the power supply. The PCB
track widths must be sufficient to carry the currents required during Unlock Bypass Program,
I
PP
.
2.9
Reset/Block Temporary Unprotect (RP)
The Reset/Block Temporary Unprotect pin can be used to apply a Hardware Reset to the
memory or to temporarily unprotect all Blocks that have been protected.
Note that if V
PP
/WP is at V
IL
, then the two outermost boot blocks will remain protected even
if RP is at V
ID
.
A Hardware Reset is achieved by holding Reset/Block Temporary Unprotect Low, V
IL
, for at
least t
PLPX
. After Reset/Block Temporary Unprotect goes High, V
IH
, the memory will be
ready for Bus Read and Bus Write operations after t
PHEL
or t
RHEL
, whichever occurs last.
See the Ready/Busy Output section,
and
for more details.
Holding RP at V
ID
will temporarily unprotect the protected Blocks in the memory. Program
and Erase operations on all blocks will be possible. The transition from V
IH
to V
ID
must be
slower than t
PHPHH
.
14/63