Status Register
M29W640GH, M29W640GL, M29W640GT, M29W640GB
(1)
Table 13. Status Register bits
Operation
Program
Address
DQ7
DQ6
DQ5 DQ3
DQ2
DQ1
RB
Any Address
DQ7
Toggle
0
0
–
–
–
0
0
Program During Erase
Suspend
Any Address
Any Address
Any Address
DQ7
DQ7
DQ7
Toggle
Toggle
Toggle
–
–
–
–
1
0
0
0
0
Write to Buffer and
Program Abort
0
0
–
–
Write to Buffer and
Program
Program Error
Chip Erase
Any Address
Any Address
DQ7
Toggle
Toggle
1
0
0
0
0
0
0
–
1
0
0
1
1
–
–
–
–
–
–
–
–
–
–
–
–
Hi-Z
0
0
0
0
0
0
1
Toggle
Erasing Block
Toggle
Toggle
0
Block Erase before
timeout
Non-Erasing Block
Erasing Block
Toggle
No Toggle
Toggle
0
Toggle
0
Block Erase
Erase Suspend
Erase Error
Non-Erasing Block
Erasing Block
Toggle
No Toggle
Toggle
0
No Toggle
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Non-Erasing Block
Good Block Address
Faulty Block Address
Data read as normal
0
0
Toggle
Toggle
1
1
1
1
No Toggle
Toggle
1. Unspecified data bits should be ignored.
42/90