欢迎访问ic37.com |
会员登录 免费注册
发布采购

NP8P128AE3T1760E 参数 Datasheet PDF下载

NP8P128AE3T1760E图片预览
型号: NP8P128AE3T1760E
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位并行相变存储器 [128-Mbit Parallel Phase Change Memory]
分类和应用: 存储
文件页数/大小: 92 页 / 736 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号NP8P128AE3T1760E的Datasheet PDF文件第1页浏览型号NP8P128AE3T1760E的Datasheet PDF文件第2页浏览型号NP8P128AE3T1760E的Datasheet PDF文件第4页浏览型号NP8P128AE3T1760E的Datasheet PDF文件第5页浏览型号NP8P128AE3T1760E的Datasheet PDF文件第6页浏览型号NP8P128AE3T1760E的Datasheet PDF文件第7页浏览型号NP8P128AE3T1760E的Datasheet PDF文件第8页浏览型号NP8P128AE3T1760E的Datasheet PDF文件第9页  
Numonyx® Omneo™ P8P Datasheet  
1.0 Product Description...................................................................................................6  
1.1  
1.2  
1.3  
Introduction .......................................................................................................6  
Product Overview................................................................................................7  
Memory Map.......................................................................................................9  
2.0 Package Information............................................................................................... 11  
2.1  
2.2  
56-Lead TSOP................................................................................................... 11  
64-Ball Easy BGA Package.................................................................................. 12  
3.0 Pinouts and Ballouts................................................................................................ 14  
4.0 Signals .................................................................................................................... 16  
5.0 Bus Operations........................................................................................................ 17  
5.1  
5.2  
5.3  
5.4  
5.5  
Reads.............................................................................................................. 17  
Writes.............................................................................................................. 17  
Output Disable.................................................................................................. 17  
Standby........................................................................................................... 17  
Reset............................................................................................................... 18  
6.0 Command Set .......................................................................................................... 19  
6.1  
6.2  
Device Command Codes..................................................................................... 19  
Device Command Bus Cycles .............................................................................. 20  
7.0 Read Operation........................................................................................................ 22  
7.1  
7.2  
7.3  
7.4  
7.5  
Read Array Command........................................................................................ 22  
Read Identifier Command................................................................................... 22  
Read Query Command ....................................................................................... 23  
Other ID Mode Data........................................................................................... 23  
Query (CFI) Data .............................................................................................. 23  
8.0 Program Operations ................................................................................................ 24  
8.1  
8.2  
8.3  
8.4  
8.5  
8.6  
8.7  
8.8  
Word Program .................................................................................................. 24  
Bit Alterable Word Write Command...................................................................... 25  
Buffered Program Command............................................................................... 25  
Bit Alterable Buffer Write.................................................................................... 26  
Bit Alterable Buffer Program ............................................................................... 26  
Program Suspend.............................................................................................. 27  
Program Resume............................................................................................... 27  
Program Protection............................................................................................ 27  
9.0 Erase....................................................................................................................... 28  
9.1  
9.2  
9.3  
Block Erase ...................................................................................................... 28  
Erase Suspend Command................................................................................... 28  
Erase Resume................................................................................................... 29  
10.0 Security Mode.......................................................................................................... 30  
10.1 Block Locking.................................................................................................... 30  
10.2 Permanent One Time Programmable (OTP) Block Locking ....................................... 33  
11.0 Registers................................................................................................................. 36  
11.1 Read Status Register ......................................................................................... 36  
11.2 System Protection Registers ............................................................................... 37  
12.0 Serial Peripheral Interface (SPI) ............................................................................. 40  
12.1 SPI Overview.................................................................................................... 40  
12.2 SPI Signal Names.............................................................................................. 40  
12.3 SPI Memory Orginization.................................................................................... 41  
July 2010  
316144-07  
Datasheet  
3