FEDL60851E-01
OKI Semiconductor
ML60851E
EP1 Receive Packet Ready Bit (D1)
This bit can be read by the local MCU. Further, this bit can be set to “0” by writing “1” to the D1 bit.
The conditions of asserting and deasserting this bit are the following. EP1 has a two-layer FIFO, and the packet
ready bits are present independently for layer A and layer B. The switching between these two layers is done
automatically by the ML60851E. For detailed description of double layered FIFO operation, please refer to page
77 of this manual.
Bit name
Asserting condition
Action when asserted
EP1 Receive packet ready (D1)
When an error-free packet is
received in either layer A or layer B.
The local MCU can read the
EP1RXFIFO. EP1 is locked when
both layer A and layer B have
received a packet data.
Bit name
Deasserting condition
Action when deasserted
EP1 Receive packet ready (D1)
When the local MCU resets (writes a Reception is possible in EP1 when at
“1”) in the bits of both layer A and
layer B.
least one of the bits of layer A and
layer B has been reset.
See the explanation of the operation of the two-layer FIFO given in the Section on ‘Functional Description’.
EP2 Receive Packet Ready Bit (D2)
This bit can be read by the local MCU. Further, this bit can be set to “0” by writing “1” to the D2 bit.
The conditions of asserting and deasserting this bit are the following.
Bit name
Asserting condition
Action when asserted
EP2 Receive packet ready (D2)
When an error-free packet is
received.
EP2 is locked. In other words, an
NAK is returned automatically when
a data packet is received from the
host computer.
Bit name
Deasserting condition
Action when deasserted
EP2 Receive packet ready (D2)
When the local MCU resets (writes a Data reception is possible in EP2.
“1” in) this bit.
EP0 Transmit Packet Ready Bit (D4)
This bit can be read by the local MCU. Further, this bit can be set to “1” by writing “1” to the D4 bit.
The conditions of asserting and deasserting this bit are the following.
Bit name
Asserting condition
Action when asserted
EP0 Transmit packet ready (D4) When the local MCU sets this bit.
Data transmission is possible from
EP0.
Bit name
Deasserting condition
Action when deasserted
EP0 Transmit packet ready (D4) 1. When an ACK is received from the EP0 is locked. In other words, an
host computer in response to the
data transmission from EP0.
NAK is returned automatically when
an IN token is received from the host
computer.
2. When a setup packet is received.
17/84
OKI [ OKI ELECTRONIC COMPONETS ]
