欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML9051G 参数 Datasheet PDF下载

ML9051G图片预览
型号: ML9051G
PDF下载: 下载PDF文件 查看货源
内容描述: 与内置RAM的LCD点阵显示132通道LCD驱动器 [132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays]
分类和应用: 显示驱动器驱动程序和接口接口集成电路
文件页数/大小: 74 页 / 525 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML9051G的Datasheet PDF文件第2页浏览型号ML9051G的Datasheet PDF文件第3页浏览型号ML9051G的Datasheet PDF文件第4页浏览型号ML9051G的Datasheet PDF文件第5页浏览型号ML9051G的Datasheet PDF文件第6页浏览型号ML9051G的Datasheet PDF文件第7页浏览型号ML9051G的Datasheet PDF文件第8页浏览型号ML9051G的Datasheet PDF文件第9页  
OKI Semiconductor
ML9051G
GENERAL DESCRIPTION
PEDL9051G-01
Issue Date: Jul. 23, 2002
Preliminary
132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays
The ML9051G is an LSI for dot matrix graphic LCD devices carrying out bit map display. This LSI can drive a dot
matrix graphic LCD display panel under the control of an 8-bit microcomputer (hereinafter described MPU).
Since all the functions necessary for driving a bit map type LCD device are incorporated in a single chip, using the
ML9051G makes it possible to realize a bit map type dot matrix graphic LCD display system with only a few
chips.
Since the bit map method in which one bit of display RAM data turns ON or OFF one dot in the display panel, it is
possible to carry out displays with a high degree of freedom such as Chinese character displays, etc. With one chip,
it is possible to construct a graphic display system with a maximum of 49
×
132 dots. The display can be expanded
further using two chips. However, the ML9051G is not used in a multiple chip configuration when a line reversal
drive is set.
The ML9051G is made using a CMOS process. Because it has a built-in RAM, low power consumption is one of
its features, and is therefore suitable for displays in battery-operated portable equipment.
The ML9051G has 49 common signal outputs and 132 segment signal outputs and one chip can drive a display of
up to 49
×
132 dots.
FEATURES
Direct display of the RAM data using the bit map method
Display RAM data “1” ... Dot is displayed
Display RAM data “0” ... Dot is not displayed (during forward display)
Display RAM capacity
65
×
132 = 8580 bits
LCD Drive circuits
49 common outputs, 132 segment outputs
MPU interface: Can select an 8-bit parallel or serial interface
Built-in voltage multiplier circuit for the LCD drive power supply
Built-in LCD drive voltage adjustment circuit
Built-in LCD drive bias generator circuit
Can select frame reversal drive or line reversal drive by command
Built-in oscillator circuit (Internal RC oscillator/external clock input)
A variety of commands
Read/write of display data, display ON/OFF, forward/reverse display, all dots ON/all dots OFF, set page
address, set display start address, etc.
Power supply voltage
Logic power supply: V
DD
-V
SS
= 3.7 V to 5.5 V
Voltage multiplier reference voltage: V
IN
-V
SS
= 3.7 V to 5.5 V
(2- to 4-time multiplier available)
LCD Drive voltage: V
BI
-V
SS
= 6.0 to 18 V
Package: Gold bump chip (Bump hardness: Low, DV)
This device is not resistant to radiation and light.
1/74